TRAFFIC LIGHT CONTROLLER

OBJECTIVE

Interfacing TRAFFIC LIGHT CONTROLLER with 8085 Microprocessor trainer kit and simulating the sequence of traffic light states.

APPARATUS REQUIRED

- > 8085 Microprocessor trainer kit.
- > Traffic light controller.
- Power Supply.
- > Flat Ribbon Cable.

DESCRIPTION

Combination of Red, Amber and Green LEDs are provided to indicate Halt, Wait and Go states for vehicles. Combination of Red and Green LEDs are provided for pedestrian crossing. 36 LEDs are arranged in the form of an intersection. At the left corner of each road, a group of 5 LEDs (Red, Amber and Green) are arranged in the form of a T-section to control the traffic of that road. Each road is named as North N, South S, East E and West W.

 $L_1,L_{10},\ L_{19}$ and L_{28} (Red) are for stop signal for the vehicles on the road N,S,W and E respectively.

 L_2,L_{11},L_{20} and L_{29} (Amber) indicate wait state for the vehicles on the road N,S,E and W respectively.

 L_3, L_4 and L_5 (Green) are for left, straight and right turn for the vehicles on the road S.

Similarly L_{12} - L_{13} - L_{14} , L_{23} - L_{22} - L_{21} and L_{32} - L_{31} - L_{30} simulates same function for the roads E, N & W respectively. A total of 16 LEDs (2 Red & 2 Green at each road) are provided for pedestrian crossing. L_7 - L_9 , L_{16} - L_{18} , L_{25} - L_{27} & L_{34} - L_{36} (Green) when on allows pedestrians to cross and L_6 - L_8 , L_{15} - L_{17} , L_{24} - L_{26} & L_{33} - L_{35} (Red) when on alarms the pedestrians to wait.

To minimize the hardware pedestrians indicator LEDs (both Green and Red) are connected to some port lines (PC_4 to PC_7) with Red inverted. Red LED's L_{10} and L_{28} are connected to port lines PC_2 to PC_3 while L_1 and L_{19} are connected to lines PC_0 and PC_1 after inversion. All other LEDs (Amber and Green) are connected to Port A and port B.

INSTALLATION PROCEDURE

SDA 85M to NIFC 11 interface connection details:

1. Connect p3 on 85M to the connector C1 on the interface using a 26 core FRC.

Care should be taken such that, pin1 of P3 on the kit coincides with pin1 of cable [Observe the notch on the cable connector]

2. Power connection:

interface

Connect +5v,GND to the interface. Color codes of power connection on the

+5v - Orange, Blue, White GND - Black.

3.Enter the Program.

4. Now execute the program,

Go <Starting address> <EXE>


The LEDs on the interface glow according to certain sequence.


ASSEMBLY LANGUAGE PROGRAM

ADDRES S	LABEL	MNEMONICS	OPCODE/OPERAND
C000		MVI A,80 _H	3E 80
C002		OUT CWR	D3 DB
C004	REPEAT	MVI E,03 _H	06 03
C006		LXI H, C100 _H	21 00 C1
C009	NEXTSTAT	MOV A, M	7E
C00A		OUT PORTA	D3 D8
COOC		INX H	23
C00D		MOV A, M	7E
C00E		OUT PORTB	D3 D9
C010		INX H	23
C011		MOV A,M	7E
C012		OUT PORTC	D3 DA
C014		CALL DELAY	CD 1F CO
C017		INX H	23
C018		DCR E	05
C019		JNZ NEXTSTAT	C2 09 C0
C01C		JMP REPEAT	C3 04 C0
C01F	DELAY	LXI D,3000 _H	11 00 30
C022	L2	MVI C, FF _H	0E FF
C024	L1	DCR C	0D
C025		JNZ L1	C2 24 C0
C028		DCX D	1B
C029		MOV A, D	7A
C02A		ORA E	B3
C02B		JNZ L2	C2 22 C0
C02E		RET	C9

CIRCUIT DUAGRAM

TRAFFIC LIGHT STIMULATOR










PROGRAM TRACE

LABEL	MNEMONICS	DESCRIPTION						
	MVI A,80 _H	Initializing the ports of the PPI 8255 as O/P ports by						
		writing the control word as 80_{H} .						
		DATA D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀						
		BITS 1 0 0 0 0 0 0 0						
		COMMENT I/O ModeO PortA PortC ModeO PortB PortC						
		mode 0/P Upper 0/P Lower						
		80 _H is moved to accumulator. REGISTERS						
		80 XX A F						
		XX XX B C						
		XX XX D E						
		XX XX H L						
	OUT CUD	Control word energify the T/O function for each north of						
	OUT CWR	Control word specify the I/O function for each ports of 8255.						
REPEAT	MVI E,03 _н	Initialize E register with number of sequence. REGISTERS						
		80 XX A F						
		XX XX B C						
		XX 03 D E						
		XX XX						
	LXI	Initialize the memory pointer at C100 _H .i.e. loads the						
	H,C100 _H	16-bit data in the register pair designated.						
		REGISTERS						
		80 XX A F XX XX B C						
		XX XX						
		C1 00 H L						
		C100 is the memory pointer to the first data of the						
		${\tt C100_H}$ is the memory pointer to the first data of the sequence.						
		MEMORY						
		C100 BF ← HL memory pointer						
		C101 BF						
		C102 AF						
		C103 <u>EE</u>						
		C104 EE						
NEXTSTAT	MOV A, M	Memory pointer content BF _H is moved to accumulator.						
		REGISTERS						
		BF XX A F						
		XX XX B C						
		XX 03 D E						
		C1 00 H L						
		LED no L ₁₄ L ₁₃ L ₁₂ L ₁₁ L ₅ L ₄ L ₃ L ₂						
		PORTA bits BF _H 1 0 1 1 1 1						
		LED status Will GLOW Will not glow						
		not Since						
		glow Negative						
		logic						
		when the portA bit is '1' then LED is in OFF state,						
		when the portA bit is '0' then LED is in ON state.						




5






7

$W \rightarrow E$ $E \rightarrow W$





Now the next sequence is being traced.


When E=02 PORTS CONFIGURATION & DISPLAY.

LED no		L ₁₄	L ₁₃	L ₁₂	L ₁₁	L	L ₄	L ₃	L ₂
						5			
PORTA	bits	1	1	1	0	1	1	1	0
EEH									
LED sta	tus		1 no	t	GLOW	Wi	ll n	ot	GLOW
		glo	W		Since	glow			Since
					Negative				Negative
					logic				logic


LED no	L ₃₂	L ₃₁	L ₃₀	L ₂₉	L ₂₃	L ₂₂	L ₂₁	L ₂₀
PORTB bi	s 1	1	1	0	1	1	1	0
LED status	Wi] glo	l no	t	GLOW Since Negative logic	Wil glo	l no w	t	GLOW Since Negative logic

LED no	L ₃₃	L ₃₄	L ₂₄	L ₂₅	L ₁₅	L ₁₆	L ₆	L ₇	L ₂	L ₁₀	L ₁₉	L ₁
	L ₃₅	L ₃₆	L ₂₆	L ₂₇	L ₁₇	L ₁₈	L ₈	L ₉	8			
LED glow	1	0	1	0	1	0	1	0	0	0	1	1
PORTC bits			-	L T		L T	_	1	1	1	0	0
AC _H												
LED status	L _{33,} l	-35	L _{24,} I	-26	L _{15,} l	-17	L ₆	L ₈	Wi	ll not	glow	/
	GL	WC	GL	WC	GL	WC	GL	OW			9	

WAITING SEQUENCE



WAITING SEQUENCE



PORTA - EE,

PORT B - GEH

PORT C - FC,

Now the next sequence is being traced.

When E=01 PORTS CONFIGURATION & DISPLAY.


LED no	L ₁₄	L ₁₃	L ₁₂	L ₁₁	L ₅	L_4	L ₃	L ₂
PORTA bits FB _H	1	1	1	1	1	0	1	1
LED status	Wil	l no	t glo	DW		GLOW	Will	
						Since	glo	W
						Negative		
						logic		


LED no	L ₃₂	L ₃₁	L ₃₀	L ₂₉	L ₂₃	L ₂₂	L ₂₁	L ₂₀
PORTB bits FB _H	1	1	1	1	1	0	1	1
LED status	Wil.	l no	t glo	DW		GLOW	Will	
						Since	glo	w
						Negative		
						logic		

LED	L ₃₃	L ₃₄	L ₂₄	L ₂₅	L ₁₅	L ₁₆	L ₆	L ₇	L ₂₈	L ₁₀	L ₁₉	L ₁
no	L ₃₅	L ₃₆	L ₂₆	L ₂₇	L ₁₇	L ₁₈	L ₈	L ₉				
LED glow	1	0	1	0	1	0	1	0	0	0	1	1
PORTC bits 50 _H	(9	-	1	()		L	0	0	0	0
LED status	L ₃₄ , l	-36	L ₂₄ , I	-26	L ₁₆ , I	-18	L ₆	L ₈	GL	OW	Wil.	1
	GLO	OW	GL	WC	GL	WC	GL	OW			not	
											glo	W

Thus the LEDs glow, when E=00 the sequence is terminated and next cycle starts.

 $N \rightarrow S$ $S \rightarrow N$





DELAY SUBPROGRAM

DELAY	LXI	Initialize the memory pointer at C100 _H .i.e. loads the
	D,3000 _H	16-bit data in the register pair designated.
		REGISTERS
		XX XX A F
		XX XX B C
		30 00 D E
		XX XX H L
		C100 _H is the memory pointer to the first data of the
		sequence.
		MEMORY
		2000
		3001 XX HL memory pointer
		3002 XX
		3003 XX
		3004 XX
	M)/T O FF	Mayo 55 immediately in to 0 periotes
L2	MVI C,FF _H	Move FF _H immediately in to C register.
		REGISTERS XX XX A F
		XX XX
		30 00 D E
		XX XX H L
L1	DCR C	Move FF _H immediately in to C register.
		REGISTERS
		XX XX A F
		XX FE B C 30 00 D E
		XX XX H L
	JNZ L1	Loop until C = 00
	DCX D	Decrement the DE register pair by 1.
		REGISTERS
		XX XX A F B C
		701 701
		XX XX H L
	MOV A,D	D register content 2F _H is moved to accumulator.
		REGISTERS
		2F XX A F
		XX XX B C
		2F FF D E
		XX XX H L
	ORA E	OR the accumulator content with E register content
		FF => 1111 1111
		2F => 0010 1111
		1111 1111 => FF
		DEGTOTERO
		REGISTERS
		FF XX A F XX XX B C
		XX XX B C 2F FF D E
		XX XX H L
	JNZ L2	Only when DE=0000, this loop will end.
	RET	Return to main program
	11=1	Mocarin to math program

PERIPHERAL INTERFACING

EXECUTION

ADDRE	DATA
SS	
C100	BF _H
C101	BF _H
C102	AF _H
C103	EE H
C104	EE _H
C105	FC _H
C106	FB _H
C107	FB _H
C108	50 н

VERIFICATION

The LEDs on the Interface glow according to the given sequence.