TRASMITTING AND RECEIVING A CHARACTER



This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

TRANSMITTING AND RECEIVING A CHARACTER

OBJECTIVE

To initialize 8253 and 8251A and to check the transmission and reception of a character

APPARATUS REQUIRED

- 8085 Microprocessor trainer kit
- 8251 Programmable communication interface
- 8253 Programmable interval timer
- Power supply

DESCRIPTION

The program first initializes 8253 in to give an output clock frequency of 150KHz at channel 0 which will give a 9600 baud rate of 825551A. The 8251Ais initialized to a dummy mode command. The internal reset to 8251A is then provided since the 8251A is in the command mode now. Then the 8251A is interfaced as said with data 4E and 37.


The program after initializing will read the status register and check for 8251A. If the transmitted buffer is empty then it will send A1 to the serial port and then check for a character in the receiver buffer. If some character is present, then it is received and stored at location 4200. If the serial port is not proper, the program will be in a constant loop either in the transmission mode or in the reception.

ALGORITHM

- 1.Initialize 8253 and give it to clock output as input to 8251A.
- 2.By resetting the accumulator reset 8251A in command instruction format us well as in mode instruction format.
 - 3. The condition of instruction format 8251A in mode instruction format is
 - a.8bit data

- b. No parity
- c.16x baud rate factor
- d.1 stop bit
- 4. The condition for initializing 8251A in command instruction format is
 - a. Reset error flag
 - b. Enable transmission
 - c. Make RTS and DTR active low
- 5. Check the status of transmission empty in 8251A if the transmission is empty then transmit the data
- 6. Check the status of receiver ready in 8251A of the receiver is ready then receive the data
 - 7. Store the received data in the specified location
 - 8.Stop the execution

BASIC BLOCK DIAGRAM OF 8253 INTERFACE



CONTORL WORD FORMAT 8253

DAT	A BIT	DESCRIPTION								
D ₀	BCD		BINARY/BCD							
D_1	M0		MODE							
			M2		M1	Μ	0	MO	DE	
D_2	M1		0		О	0		0		
			0		0	1		1		
			0		1	0		2		
D_3	M2		0		1	1		3		
			1		0	0		4		
			1	1 0 1		1		5		
D_4	RL0	READ/LOAD								
			RL1		RL	0				
			0		0		L	atc	h	
D_5	RL1		0		1		L	SB		
			1		0		MSB			
			1		1		L	SB/	MSE	3
D_6	SC0		SC0		SC	1	\cup	Н#		
			0		0		0			
			0		1		1			
D_7	SC1		1		0		2			
			1		1		Χ			

COMMAND INSTRUCTION FORMAT OF 8251A

DA	ra bit	DESCRIPTION
D_0	TXEN	TRANSMIT ENABLE
		1 - ENABLE ; 0 - DISABLE
D_1	DTR	DATA TERMINAL READY
		'HIGH' WILL FORCE DTR OUTPUT TO 0
D_2	RXE	RECEIVE ENABLE
		1 - ENABLE ; 0 - DISABLE
D ₃	SBRK	SEND BREAK CHARACTER
		1 = FORCE TXD "LOW"
		0 = NORMAL OPERATION
D_4	ER	ERROR RESET
		1 = RESET ERROR FLAGS OF, PE, OE, FE
D_5	RTS	REQUEST TO SEND "HIGH " WILL FORCE RTS OUPUT TO 0
D_6	IR	INTERNAL RESET "HIGH" RETURNS 8251A TO MODE INSTRUCTION
		FORMAT
D_7	EH	ENTER HUNT MODE
		1 - ENABLE A SEARCH FOR SYNCRONOUS CHARACTER
		(HAS NO EFFECT IN ASYNCRONOUS MODE)

STATUS WORD FORMAT 8251A

DA	TA BIT	DESCRIPTION
D ₀	TXRDY	TRANSMITTER READY TXRDY status bit has different meanings from the TXRDY output pin. The former is not conditioned by CTS & TXEN (i.e) TXRDY status bit = DB buffer empty TXRDY pin out = DB buffer empty. (CTS – 0) (TXEN – 1).
D ₁	RXRDY	RECEIVER READY This bit indicates that the 8251A contains a character that is ready to be input to the CPU
D ₂	TXEMPTY	TRANSMITTER EMPTY When the 8251A has no character to transmit this bit will go high
D ₃	PE	PARITY ERROR The PE flag is set when a parity error is detected. It is reset by the ER bit of the command instruction. PE does not inhibit operation of the 8251A
D ₄	OE	OVERFLOW ERROR The OE flag is set when the CPU does not read a character before the next one becomes available. OE is reset by the ER bit of the command instruction. OE does not inhibit the operation of 8251A however the previously overrun character is lost.
D ₅	FE	FRAMING ERROR(Asynchronous mode only) The FE flag is set when a valid stop bit is not detected at end of every character. It is reset by the ER BIT of the command instruction. FE does not inhibit the operation of 8251A.
D ₆	SYNDET	SYNC DETECT This pin is used in synchronous mode for syndet and is used in asynchronous mode for break detect.
D ₇	DSR	DATA SET READY Indicates that the DSR is at zero level.


8951A : BLOCK DIAGRAM, PIN CONFIGURATION & DESCRIPTION RxC SYNDET RxRDY ► TxRDY RxD TXE Receive Control Receive Buffer (S-P) **Transmit Fransmit** (P-S) Control Buffer Block Diagram Internal Data Bus Read/Write Modem Control Data Bus Buffer Control Logic RESET -DSR -CTS STR 취임임통 S Data Set Ready
Data Terminal Ready
Sync Detect/ Request to Send Data Clear to Send Data Transmitter Empty +5 Volt Supply Break Detect Ground SYNDET/BD **TXEMPTY** TXRDY DSR DTR I SYNDET/BD RESET TxD CLK DTR DSR RTS RxC RTS CTS TxE Vcc GND 22 20 61 8 25 23 21 26 Pin Configuration Control or Data is to be Written or Read Pin Names 8251A Read Data Command Write Data or Control Command 13 Clock Pulse (TTL) Reset GND RxD RxRDY [Transmitter Clock Data Bus (8 bits) Transmitter Data Receiver Data Receiver Ready Receiver Clock Chip Enable THE D-D₀
COD
RD
RD
WR
CS
CLK
CLK
TXC
TXC
RXC
RXD
TXRD
RXC

Page #5

ASYNCRONOUS MODE OF 8251A

DAT	A BIT	DESCRIPTION								
D ₀	В1	Bauc	Baud rate Factor							
		В2	В1							
		0	0	Synchronous mode						
D_1	В2	0	1	1X						
		1	0	16X						
		1	1	64X						
D_2	L1	Char	ract	er Length						
		L2	L1							
		0	0	5 bits						
D_3	L2	0		6 bits						
		1	0	7 bits						
		1	1	8 bits						
D_4	PEN		_	Enable						
			ENA							
				ABLE						
D_5	EP		_	rity Generation Check						
		0 -	ODD							
	_	1 -	EVE:							
D ₆	S1			top bit						
		S2	S1							
		0	0	Invalid						
D_7	S2	0	1	1 bit						
		1	0	1.5 bits						
		1	1	2 bits						

CIRCUIT DIAGRAM



ASSEMBLY LANGUAGE PROGRAM

ADDRESS	LABEL	MNEMONICS	OPCODE/OPERAND
4100		MVI A,36 _H	3E 36
4102		OUT TMRCNT	D3 0B
4104		MVI A, OA _H	3E 0A
4106		OUT TMRCHO	D3 08
4108		XRA A	AF
4109		OUT TMRCHO	D3 0A
410B		XRA A	AF
410C		OUT UATCNT	D3 05
410E		MVI A,04 _H	3E 40
4110		OUT UATCNT	D3 05
4112		MVI A, 4E _H	3E 4E
4114		OUT UATCNT	D3 05
4116		MVI A,37 _H	3E 37
4118		OUT UATCNT	D3 05
411A	LOOP	IN UATCNT	DB 05
411C		ANI 04 _H	E6 04
411E		JZ LOOP	CA 1C C1
4121		MVI A,41 _H	3E 41
4123		OUT UATDAT	D3 04
4125	LOOP1	IN UATCNT	DB 05
4127		ANI 02 _H	E6 02
4129		JZ LOOP1	CA 27 C1
412C		IN UATDAT	DB 04
412E		STA 4200 _H	32 00 42
4131		HLT	76

PROGRAM TRACE

LABEL	MNEMONICS	DESCRIPTION										
	MVI A, 36 _H	36 _H is moved to accumulator.										
		REGISTERS										
		A 36 XX F B XX XX C										
		D XX XX										
		H XX XX	<u> </u>									
			➤ INITIALISATION OF 8253									
			Initializing the COUNTER 0 of the PIT 8253 in MODE 3 by									
			writing the control word as 36_{H} . A square wave was generated									
		SIMITAL CO CIC	similar to clock pulse.									
		CONTROL WO	RD FO	ORMAT	OF	8253						
			SELE		REAI		1	ODE		BCD/		
			COUN		LOAI					BINARY		
		COMMENT	SC1	SC0	RL1	RL0	M2	M1	M0	COUNT		
		DATA	D_7	D ₆	D ₅	D_4	D ₃		D_1	D ₀		
		BITS	0	0	1	1	0	1	1	0		
		OBSERVE	_	ITER	LSB,	/MSB	M	ODE	3	BINARY COUNT		
			0							COONT	J	
		The 8253 give	eits	clock	outp	out as	inp	out ·	to 8:	251A.		
		The 8253 give									counte	er O
		which will giv	7e a b	aud r	ate 9	9600 b	aud	rate	e of	8251A.		
		NOTE.										
		NOTE: ❖ BAUD	ic th	a niimh	nar o	feia	n = 1	11n i +	0/00	acond		
		♦ BAUD				_					at. wh	hich
					_		_	_	-	erial de		
		❖ BAUD I	RATE	for a	a dev	rice s	such	as	the	8251A i	s defi	ined
		as one			_							
		❖ CommonI	-		ed		BAU			RATES		are
	OUT	110,300 Write the tran						1 19	<u>,</u> 200.	ва.		
	TMRCNT	HINTS:	131111 0 0	er co.	110101	WOIC	٠.					
		Opcode used fo	or TMF	RCNT i	s OB_{H}							
	MVI A, OA _H	Lower order by					loa	ded	in t	o Accum	ulator	as
		0A _H .										
		REGISTER A DA XX	- -									
		A OA XX B XX XX	<u> </u>									
		D XX XX	⊢ ⊢									
		H XX XX	-									
		The baud rate						/sec	. &	frequenc	y is	150
		kHz. The 8253 Clock baud rat	_	iency .	IS IS	OU KH	1Z.					
		Count =		/150 :	= 10,	o = 07	A _u					
		Hence we are a			_	-		or				
		• In order							825	3		
		• 8253 to		_							lock	for
		initiali	_									

OUT TMRCHO Load TIMER CHANNEL 0 with lower order byte. HINTS: Opcode used for TMRCHO is 08 _H . After loading both LSB/MSB, the square wave will generated. XRA A Higher order byte of the count is loaded in to Accumulate 00 _H . REGISTERS A 00 XX F	
After loading both LSB/MSB, the square wave will generated. XRA A Higher order byte of the count is loaded in to Accumulate 00 _H . REGISTERS	
After loading both LSB/MSB, the square wave will generated. XRA A Higher order byte of the count is loaded in to Accumulate 00 _H . REGISTERS	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
00 _H . REGISTERS	r ac
00 _H . REGISTERS	r ac
REGISTERS	1 45
A 00 XX F	
B XX XX C	
D XX XX E	
H XX XX L	
OUT Load TIMER CHANNEL 0 with higher order byte.	
TMRCHO At the end of the count, it generates a pulse that can be	used
to interrupt the microprocessor.	
XRA A RESETTING THE 8251A	
By clearing the accumulator, reset the 8251A in COM	MAND
INSTRUCTION FORMAT as well as in MODE INSTRUCTION FORMAT.	
REGISTERS	
A 00 XX F	
B XX XX C	
D XX XX E H VY VY L	
H XX XX L	
OUT Universal Synchronous Asynchronous Receiver Transmitter (Ount
UATCHT 8251A.	Ouric
MVI A, 40 _H REGISTERS	
A 40 XX F	
B XX XX C	
D XX XX E	
H XX XX L	
COMMAND INSTRUCTION FORMAT OF 8251A	
INSTRUCTION BIT DESCRIPTION	
BIT	
Enter EH 0 Does not enter Hunt Mode	
Hunt	
Mode	
Internal IR 1 Internal reset high returns 8251A	
Reset to mode instruction format, will	
not force o/p to zero	
Request RTS 0 Will not force RTS O/P to 0	
To Send	
Error ER 0 Does not Reset Error flags OF, PE,	
Reset OE, FE	
Send SBRK 0 Normal operation	
Break	
Character	
Receive RXE 0 Receive Disable	
Enable	
Data DTR 0 Will not force DTR O/P to 0	
Terminal	
Ready	
Transmit TXEN 0 Disable Transmit	
Enable E	

 T													
OUT UATCNT	Universal 8251A.	Sy	nchr	onous	as Asy	nchr	onous	Rece	ive	r Tra	ınsmi	tter	Count
	REG:	тепт	7D.C										
MVI A, $4E_{H}$				-									
	A 41			F									
	B XX	X		С									
	D XX	X	X I	E									
	H XX		X	L									
	212	L											
	► INIT	➤ INTIALIZATION OF 8251A											
	The condition of instruction 8251A in mode												
	instruction format is as follows												
	■ 8 bit data												
	■ no parity												
			_	baud		fact	tor						
						Luc	001						
		-	I St	op bi	L								
	ASYNCRO			MOD								_	
	No of	Eve	en		Pai	rity	Ch	aract	er	Baud	_		
	Stop	pai	rity		Ena	able	Le	ngth		rate			
	bit			tion						Fact	or		
			eck										
	S2 S1	EP			PEN	J	L2	L	1	В2	В1	\dashv	
	0 1	0				v	1	1	_	1	0	\dashv	
					0						U		
	1 bit	0-0	odd		0-			bit		16X			
					Dis	sable	<u> </u>						
OUT	Universal	Sy	nchr	onous	a Asy	nchr	onous	Rece	ive	r Tra	ınsmi	tter	Count
UATCNT	8251A.												
MVI A,37 _H	REG	ISTI	ERS										
	B XX D XX H XX	X X	XX I	F C E L									
	instructi	on i	forma Reset Enabl Make	at is t err le tr RTS	as or f ansm & DT	follo lag issio S act	on & r tive l	ecept ow			comm	and	
									DIIII) msz	ENT		
	HEX CODE	•	EH	IR	RTS	ER	SBRK	KXL	DTI	R TX	ĽΝ		
	INSTRUCT	LON	1	1				-		-			
	37 _H		0	0	1	1	0	1	1	1			
				(3			,	7				
													_
	INSTRUC	CTIC	ON	BIT			I	ESCR:	IPTI	ON			
	BI:	ľ											
	Enter	E	EH	0	Doe	es no	t ente	er Hu	nt N	1ode			
	Hunt							-	_	-			
	Mode												
		+.	T D	0	NT -	4	200 - 7 T	20 = = 1					
	Internal]]	IR	U	NO	тите	rnal I	keset					
	Reset												
	Request	F	RTS	1	Rec	quest	. to s	end	'Hiç	gh ' w	ill	force	
	To Send				RTS	0/P	to 0						
		E	ER	1					OF,	PE,	OE,	FE	
	Error ER 1 Reset Error flags OF, PE, OE, FE												

ĺ		Reset									
		Send	SBRK	0	Norma	lonei	^atio	<u></u>			
		Break	SDICK	O	NOTHA.	r opei	aci	511			
		Character									
		Receive	RXE	1	Receive enable						
		Enable	IVAL		Receive enable						
		Data	DTR	1	Data	+0~~	0 0 1	ready fo	xaa Dmi	0 / D	
			DIK	1		cermir.	IIaı	ready 10	rce Dir	(0/ P	
		Terminal			to 0						
		Ready	m,,,,,,,,,	-1			1 7				
		Transmit Enable	TXEN	1	Transı	nit er	ıabı	9			
	OUT	Universal S	Synchro	nous	Asyncl	nronou	ıs R	eceiver T	ransmit	ter Co	unt
	UATCNT	8251A.									
LOOP	IN UATCNT	Input 37 _H to	accum	nulat	or.						
		REGIS									
			XX F	,							
		B XX									
		7121	XX E								
		11 22	/\/\ T								
		AA	ΛΛ								
		> Chec	k 825	1а т	'xEMPT'	Y and	d th	en send	the c	data 4	1
			251A		2111111	1 4110		ien bena	CIIC	aaca 1.	_
	7.11 0.4										
	ANI 04 _H	And immedia	ite the	accı	ımuıatc	r con	tent	With U4 _H			
		27 > 0011	0111								
		$37_{\rm H} => 0011$									
		$04_{\rm H} => 0000$	0100								
		0000	0100	=> ()4 _H						
		STATUS WOR	D FORM	77.00							
							DE	mEMDES	DDDV	MD D37	1
		HEX CODE / INSTRUCTIO		SYN	DET F	E OE	PE	TxEMPTY	RxRDY	TxRDY	
		04 _H	0	() 0	0	0	1	0	0	
					0	I			4	1	
			•								
I		REGIS	TERS								_
			STERS	,							_
		A 04									_
		A 04 B XX	XX F	!							_
		A 04 B XX D XX	XX F XX C XX E	: :							_
		A 04 B XX D XX	XX F XX C XX E	: :							_
	JZ LOOP	A 04 B XX D XX	XX F XX C XX E XX L	; 	ion giv	es no	n-ze	ro value	implie	s the T	x
	JZ LOOP	B XX D XX H XX	XX F XX C XX E XX L	ruct							
	JZ LOOP	B XX D XX H XX	XX F XX C XX E XX L XX II	ruct	Y = ena	bled)	the	n transmi			
	JZ LOOP	B XX D XX H XX Here, if AN is empty (i	XX F XX C XX E XX L XX II	ruct	Y = ena	bled)	the	n transmi			
	JZ LOOP MVI A,41 _H	B XX D XX H XX Here, if AN is empty (i	XX F XX C XX XX E XX I I inst .e. Tx erwise,	ruct: EMPTY loop	Y = ena until	bled) it i	the	n transmi			
		B XX XX XX XX XX Is empty (i 8251A, other	XX F XX C XX E XX I I inste. Tx erwise,	ruct: EMPTY loop	Y = ena until	bled) it i	the	n transmi			
		A D XX D XX XX XX D Experience of AN is empty (i 8251A, other othe	XX F XX C XX XX E XX II inste. Tx erwise, to be STERS	ructi EMPTY loop	Y = ena until	bled) it i	the	n transmi			
		A 04 B XX D XX Here, if AN is empty (i 8251A, othe INPUT DATA REGIS A 41	XX F XX C XX E XX II inst .e. Tx erwise, to be STERS XX F	ruct: EMPTY loop	Y = ena until	bled) it i	the	n transmi			
		A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX	XX F XX XX E XX II inst .e. Tx erwise, to be STERS XX F XX C	ruct: EMPTY loop	Y = ena until	bled) it i	the	n transmi			
		A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX D XX	XX F XX XX E XX II inst .e. Tx erwise, to be STERS XX F XX XX E	ruct: EMPTY loop trans	Y = ena until	bled) it i	the	n transmi			
		A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX D XX	XX F XX E XX II inst .e. Tx erwise, to be STERS XX F XX C XX E	ruct: EMPTY loop trans	Y = ena until	bled) it i	the	n transmi			
	MVI A,41 _H	A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX D XX H XX	XX F XX XX E XX II inst .e. Tx crwise, to be STERS XX F XX XX E XX XX II	ruct: EMPTY loop trans	Y = ena until	bled) it i	the	n transmi			
	MVI A,41 _H	A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX D XX	XX F XX XX E XX II inst .e. Tx crwise, to be STERS XX F XX XX E XX XX II	ruct: EMPTY loop trans	Y = ena until	bled) it i	the	n transmi			
LOOP1	MVI A,41 _H	A 04 B XX D XX H XX Here, if AN is empty (i 8251A, other INPUT DATA REGIS A 41 B XX D XX H XX	XX F XX XX E XX II inst .e. Tx erwise, to be STERS XX F XX XX E XX XX II data.	ruct: EMPTY loop trans	Y = ena	bled) it i	the	n transmi			

	REGISTERS
	A 00 XX F
	B XX XX C
	D XX XX E
	H XX XX L
	➤ Check 8251A RxRDY and hence get the data and store at 4200
ANI 02 _H	STATUS WORD FORMAT
	HEX CODE / DSR SYNDET FE OE PE TXEMPTY RXRDY TXRDY INSTRUCTION
	02 _H 0 0 0 0 0 1 0
	0 2
	RxRDY bit indicates that 8251Acontains a character that is
	ready to be input to CPU.
	REGISTERS
	A 02 XX F
	B
	H XX XX L
75 70001	
JZ LOOP1	Here, if RxRDY = 0 => it is not ready, so go on looping until it is
	not zero
	<pre>RxRDY = 1 => it is ready, so stop looping.</pre>
IN UATDA	AT Data is input in to the receiver.i.e. Transmitted data is
	being received.
	REGISTERS
	A 41 XX F B XX XX C
	D XX XX E
	H XX XX L
STA 4200	Store the received data in the specified location.
	REGISTERS A 41 XX F
	B XX XX C
	D XX XX E
	H XX XX L
	MEMORY
	41FD XX
	41FE XX 41FF
	4200 ××
	4201 41 xx
	The program will be in a constant loop either in the
	transmission mode or in the reception mode.

VERIFICATION

Check at location 4200 using substitute command. If a content of location is 41_H, then the serial port is OK. Else check the loop back connector and verify the status of RST*, CST*, TXD and RXD using an oscilloscope.

MODE	ADDRESS	DATA
Input	4124 _H	41 _H
Output	4200 _H	41 _H

REFERENCE

- 1. Ramesh S.Gaonkar, Microprocessor Architecture, Programming, and Applications, Fourth Edition, Penram International Publishing (India), 2000.
- 2. S.Subathra, "Advanced Microprocessor Laboratory", Record work, Adhiparashakthi Engineering College, Melmaruvathur, October 2002
- 3. S.Subathra, "Programming in 8085 Microprocessor and its applications An Innovative Analysis", Technical Report, Adhiparashakthi Engineering College, Melmaruvathur, March 2003
- 4. Micro-85 EB, User Manual, Version 3.0, CAT #M85 EB-002, VI Microsystems Pvt. Ltd., Chennai.