

# TRANSMITTING AND RECEIVING A CHARACTER

BY  
SUBATHRA S

This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

# TRANSMITTING AND RECEIVING A CHARACTER

## OBJECTIVE

To initialize 8253 and 8251A and to check the transmission and reception of a character

## APPARATUS REQUIRED

- 8085 Microprocessor trainer kit
- 8251 Programmable communication interface
- 8253 Programmable interval timer
- Power supply

## DESCRIPTION


The program first initializes 8253 in to give an output clock frequency of 150KHz at channel 0 which will give a 9600 baud rate of 825551A. The 8251A is initialized to a dummy mode command. The internal reset to 8251A is then provided since the 8251A is in the command mode now. Then the 8251A is interfaced as said with data 4E and 37.

The program after initializing will read the status register and check for 8251A. If the transmitted buffer is empty then it will send A1 to the serial port and then check for a character in the receiver buffer. If some character is present, then it is received and stored at location 4200. If the serial port is not proper, the program will be in a constant loop either in the transmission mode or in the reception.

## ALGORITHM

1. Initialize 8253 and give it to clock output as input to 8251A.
2. By resetting the accumulator reset 8251A in command instruction format as well as in mode instruction format.
3. The condition of instruction format 8251A in mode instruction format is
  - a. 8bit data
  - b. No parity
  - c. 16x baud rate factor
  - d. 1 stop bit
4. The condition for initializing 8251A in command instruction format is
  - a. Reset error flag
  - b. Enable transmission
  - c. Make RTS and DTR active low
5. Check the status of transmission empty in 8251A if the transmission is empty then transmit the data
6. Check the status of receiver ready in 8251A if the receiver is ready then receive the data
7. Store the received data in the specified location
8. Stop the execution

BASIC BLOCK DIAGRAM OF 8253 INTERFACE



CONTROL WORD FORMAT 8253

DATA BIT		DESCRIPTION			
D <sub>0</sub>	BCD	BINARY/BCD			
D <sub>1</sub>	M0	MODE			
		M2	M1	M0	MODE
		0	0	0	0
		0	0	1	1
D <sub>2</sub>	M1	0	1	0	2
		0	1	1	3
		1	0	0	4
D <sub>3</sub>	M2	1	0	1	5
		READ/LOAD			
		RL1	RL0		
D <sub>4</sub>	RL0	0	0	Latch	
		0	1	LSB	
		1	0	MSB	
		1	1	LSB/MSB	
D <sub>5</sub>	RL1				
		SC0	SC1	CH#	
		0	0	0	
D <sub>6</sub>	SC0	0	1	1	
		1	0	2	
		1	1	X	
D <sub>7</sub>	SC1				


**COMMAND INSTRUCTION FORMAT OF 8251A**

DATA BIT		DESCRIPTION
D <sub>0</sub>	TXEN	TRANSMIT ENABLE 1 - ENABLE ; 0 - DISABLE
D <sub>1</sub>	DTR	DATA TERMINAL READY 'HIGH' WILL FORCE DTR OUTPUT TO 0
D <sub>2</sub>	RXE	RECEIVE ENABLE 1 - ENABLE ; 0 - DISABLE
D <sub>3</sub>	SBRK	SEND BREAK CHARACTER 1 = FORCE TXD "LOW" 0 = NORMAL OPERATION
D <sub>4</sub>	ER	ERROR RESET 1 = RESET ERROR FLAGS OF, PE, OE, FE
D <sub>5</sub>	RTS	REQUEST TO SEND "HIGH " WILL FORCE RTS OUPUT TO 0
D <sub>6</sub>	IR	INTERNAL RESET "HIGH" RETURNS 8251A TO MODE INSTRUCTION FORMAT
D <sub>7</sub>	EH	ENTER HUNT MODE 1 - ENABLE A SEARCH FOR SYNCHRONOUS CHARACTER ( HAS NO EFFECT IN ASYNCHRONOUS MODE )

**STATUS WORD FORMAT 8251A**

DATA BIT		DESCRIPTION
D <sub>0</sub>	TXRDY	TRANSMITTER READY TXRDY status bit has different meanings from the TXRDY output pin. The former is not conditioned by CTS & TXEN (i.e) TXRDY status bit = DB buffer empty TXRDY pin out = DB buffer empty. (CTS - 0) (TXEN - 1).
D <sub>1</sub>	RXRDY	RECEIVER READY This bit indicates that the 8251A contains a character that is ready to be input to the CPU
D <sub>2</sub>	TXEMPTY	TRANSMITTER EMPTY When the 8251A has no character to transmit this bit will go high
D <sub>3</sub>	PE	PARITY ERROR The PE flag is set when a parity error is detected. It is reset by the ER bit of the command instruction. PE does not inhibit operation of the 8251A
D <sub>4</sub>	OE	OVERFLOW ERROR The OE flag is set when the CPU does not read a character before the next one becomes available. OE is reset by the ER bit of the command instruction. OE does not inhibit the operation of 8251A however the previously overrun character is lost.
D <sub>5</sub>	FE	FRAMING ERROR(Asynchronous mode only) The FE flag is set when a valid stop bit is not detected at end of every character. It is reset by the ER BIT of the command instruction. FE does not inhibit the operation of 8251A.
D <sub>6</sub>	SYNDET	SYNC DETECT This pin is used in synchronous mode for syndet and is used in asynchronous mode for break detect.
D <sub>7</sub>	DSR	DATA SET READY Indicates that the DSR is at zero level.

*THE 8251A : BLOCK DIAGRAM, PIN CONFIGURATION & DESCRIPTION*



Pin Configuration

1	D <sub>2</sub>	28	D <sub>1</sub>
2	D <sub>3</sub>	27	D <sub>0</sub>
3	RxD	26	V <sub>CC</sub>
4	GND	25	RxC
5	D <sub>4</sub>	24	DTR
6	D <sub>5</sub>	23	RTS
7	D <sub>6</sub>	22	DSR
8	D <sub>7</sub>	21	RESET
9	TxC	20	CLK
10	WR	19	TxD
11	CS	18	TxEMPTY
12	C/D	17	CTS
13	RD	16	SYNDET/BD
14	RxD	15	TxRDY

Pin Names

DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET/BD	Sync Detect/ Break Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
V <sub>CC</sub>	+5 Volt Supply
GND	Ground


Pin Names

D <sub>7</sub> -D <sub>0</sub>	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready
TxRDY	Transmitter Ready

### ASYNCHRONOUS MODE OF 8251A

DATA BIT		DESCRIPTION
D <sub>0</sub>	B1	Baud rate Factor
		B2 B1
D <sub>1</sub>	B2	0 0 Synchronous mode
		0 1 1X
		1 0 16X
		1 1 64X
D <sub>2</sub>	L1	Character Length
		L2 L1
D <sub>3</sub>	L2	0 0 5 bits
		0 1 6 bits
		1 0 7 bits
		1 1 8 bits
D <sub>4</sub>	PEN	Parity Enable 1 - ENABLE 0 - DISABLE
D <sub>5</sub>	EP	Even parity Generation Check 0 - ODD 1 - EVEN
D <sub>6</sub>	S1	No of Stop bit
		S2 S1
D <sub>7</sub>	S2	0 0 Invalid
		0 1 1 bit
		1 0 1.5 bits
		1 1 2 bits

### CIRCUIT DIAGRAM



**ASSEMBLY LANGUAGE PROGRAM**

ADDRESS	LABEL	MNEMONICS	OPCODE/OPERAND
4100		<b>MVI A, 36<sub>H</sub></b>	3E 36
4102		<b>OUT TMRCNT</b>	D3 0B
4104		<b>MVI A, 0A<sub>H</sub></b>	3E 0A
4106		<b>OUT TMRCHO</b>	D3 08
4108		<b>XRA A</b>	AF
4109		<b>OUT TMRCHO</b>	D3 0A
410B		<b>XRA A</b>	AF
410C		<b>OUT UATCNT</b>	D3 05
410E		<b>MVI A, 04<sub>H</sub></b>	3E 40
4110		<b>OUT UATCNT</b>	D3 05
4112		<b>MVI A, 4E<sub>H</sub></b>	3E 4E
4114		<b>OUT UATCNT</b>	D3 05
4116		<b>MVI A, 37<sub>H</sub></b>	3E 37
4118		<b>OUT UATCNT</b>	D3 05
411A	<b>LOOP</b>	<b>IN UATCNT</b>	DB 05
411C		<b>ANI 04<sub>H</sub></b>	E6 04
411E		<b>JZ LOOP</b>	CA 1C C1
4121		<b>MVI A, 41<sub>H</sub></b>	3E 41
4123		<b>OUT UATDAT</b>	D3 04
4125	<b>LOOP1</b>	<b>IN UATCNT</b>	DB 05
4127		<b>ANI 02<sub>H</sub></b>	E6 02
4129		<b>JZ LOOP1</b>	CA 27 C1
412C		<b>IN UATDAT</b>	DB 04
412E		<b>STA 4200<sub>H</sub></b>	32 00 42
4131		<b>HLT</b>	76

## PROGRAM TRACE

LABEL	MNEMONICS	DESCRIPTION																																																											
	MVI A,36 <sub>H</sub>	<p>36<sub>H</sub> is moved to accumulator.</p> <p><b>REGISTERS</b></p> <table border="1" data-bbox="501 398 715 524"> <tr> <td><b>A</b></td> <td><b>36</b></td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table> <p>➤ <b>INITIALISATION OF 8253</b></p> <p>Initializing the <b>COUNTER 0</b> of the PIT 8253 in <b>MODE 3</b> by writing the control word as 36<sub>H</sub>. A square wave was generated similar to clock pulse.</p> <p>CONTROL WORD FORMAT OF 8253</p> <table border="1" data-bbox="440 741 1294 965"> <thead> <tr> <th rowspan="2">COMMENT</th> <th colspan="2">SELECT COUNTER</th> <th colspan="2">READ/LOAD</th> <th colspan="3">MODE</th> <th rowspan="2">BCD/BINARY COUNT</th> </tr> <tr> <th>SC1</th> <th>SC0</th> <th>RL1</th> <th>RL0</th> <th>M2</th> <th>M1</th> <th>M0</th> </tr> </thead> <tbody> <tr> <td>DATA BITS</td> <td>D<sub>7</sub></td> <td>D<sub>6</sub></td> <td>D<sub>5</sub></td> <td>D<sub>4</sub></td> <td>D<sub>3</sub></td> <td>D<sub>2</sub></td> <td>D<sub>1</sub></td> <td>D<sub>0</sub></td> </tr> <tr> <td></td> <td><b>0</b></td> <td><b>0</b></td> <td><b>1</b></td> <td><b>1</b></td> <td><b>0</b></td> <td><b>1</b></td> <td><b>1</b></td> <td><b>0</b></td> </tr> <tr> <td>OBSERVE</td> <td colspan="2"><b>COUNTER 0</b></td> <td colspan="2">LSB/MSB</td> <td colspan="3"><b>MODE 3</b></td> <td>BINARY COUNT</td> </tr> </tbody> </table> <p>The 8253 give its clock output as input to 8251A. The 8253 gives an output clock frequency=150 kHz at counter 0 which will give a baud rate 9600 baud rate of 8251A.</p> <p><u>NOTE:</u></p> <ul style="list-style-type: none"> <li>❖ <b>BAUD</b> is the number of signal units/second.</li> <li>❖ <b>BAUD RATE</b> is a way of specifying the rate at which data bits are shifted in or out of a serial device.</li> <li>❖ <b>BAUD RATE</b> for a device such as the 8251A is defined as one over the time per bit.</li> <li>❖ Commonly used <b>BAUD RATES</b> are 110,300,1200,2400,4800,9600 and 19,200Bd.</li> </ul>	<b>A</b>	<b>36</b>	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L	COMMENT	SELECT COUNTER		READ/LOAD		MODE			BCD/BINARY COUNT	SC1	SC0	RL1	RL0	M2	M1	M0	DATA BITS	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	OBSERVE	<b>COUNTER 0</b>		LSB/MSB		<b>MODE 3</b>			BINARY COUNT
<b>A</b>	<b>36</b>	XX	F																																																										
B	XX	XX	C																																																										
D	XX	XX	E																																																										
H	XX	XX	L																																																										
COMMENT	SELECT COUNTER		READ/LOAD		MODE			BCD/BINARY COUNT																																																					
	SC1	SC0	RL1	RL0	M2	M1	M0																																																						
DATA BITS	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>																																																					
	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>																																																					
OBSERVE	<b>COUNTER 0</b>		LSB/MSB		<b>MODE 3</b>			BINARY COUNT																																																					
	OUT TMRcnt	<p>Write the transmitter control word.</p> <p><u>HINTS:</u> Opcode used for TMRcnt is 0B<sub>H</sub>.</p>																																																											
	MVI A,0A <sub>H</sub>	<p>Lower order byte of the count is loaded in to Accumulator as 0A<sub>H</sub>.</p> <p><b>REGISTERS</b></p> <table border="1" data-bbox="501 1547 715 1673"> <tr> <td><b>A</b></td> <td><b>0A</b></td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table> <p>The baud rate of 8251A is 9600 baud/sec &amp; frequency is 150 kHz. The 8253 frequency is 1500 kHz. Clock baud rate Count = 1500/150 = 10<sub>10</sub> = 0A<sub>H</sub> Hence we are applying 0A<sub>H</sub> to accumulator</p> <ul style="list-style-type: none"> <li>• In order to synchronize the 8251A &amp; 8253</li> <li>• 8253 to produce an output of 150 kHz clock for initializing 8251A.</li> </ul>	<b>A</b>	<b>0A</b>	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																																											
<b>A</b>	<b>0A</b>	XX	F																																																										
B	XX	XX	C																																																										
D	XX	XX	E																																																										
H	XX	XX	L																																																										



OUT TMRCHO		Load <b>TIMER CHANNEL 0</b> with lower order byte. <i>HINTS:</i> <input type="checkbox"/> Opcode used for TMRCHO is 08 <sub>H</sub> . <input type="checkbox"/> After loading both LSB/MSB, the square wave will be generated.																																																				
XRA A		Higher order byte of the count is loaded in to Accumulator as 00 <sub>H</sub> . <b>REGISTERS</b> <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	A	00	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																																				
A	00	XX	F																																																			
B	XX	XX	C																																																			
D	XX	XX	E																																																			
H	XX	XX	L																																																			
OUT TMRCHO		Load <b>TIMER CHANNEL 0</b> with higher order byte. <i>At the end of the count, it generates a pulse that can be used to interrupt the microprocessor.</i>																																																				
XRA A		➤ <b>RESETTING THE 8251A</b> By clearing the accumulator, reset the 8251A in COMMAND INSTRUCTION FORMAT as well as in MODE INSTRUCTION FORMAT. <b>REGISTERS</b> <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	A	00	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																																				
A	00	XX	F																																																			
B	XX	XX	C																																																			
D	XX	XX	E																																																			
H	XX	XX	L																																																			
OUT UATCNT		Universal Synchronous Asynchronous Receiver Transmitter Count 8251A.																																																				
MVI A, 40 <sub>H</sub>		<b>REGISTERS</b> <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>A</td><td>40</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>  <b>COMMAND INSTRUCTION FORMAT OF 8251A</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">INSTRUCTION BIT</th> <th style="width: 10%;">BIT</th> <th style="width: 10%;">BIT</th> <th style="width: 50%;">DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>Enter Hunt Mode</td> <td>EH</td> <td>0</td> <td>Does not enter Hunt Mode</td> </tr> <tr> <td>Internal Reset</td> <td>IR</td> <td>1</td> <td>Internal reset high returns 8251A to mode instruction format, will not force o/p to zero</td> </tr> <tr> <td>Request To Send</td> <td>RTS</td> <td>0</td> <td>Will not force RTS O/P to 0</td> </tr> <tr> <td>Error Reset</td> <td>ER</td> <td>0</td> <td>Does not Reset Error flags OF, PE, OE, FE</td> </tr> <tr> <td>Send Break Character</td> <td>SBRK</td> <td>0</td> <td>Normal operation</td> </tr> <tr> <td>Receive Enable</td> <td>RXE</td> <td>0</td> <td>Receive Disable</td> </tr> <tr> <td>Data Terminal Ready</td> <td>DTR</td> <td>0</td> <td>Will not force DTR O/P to 0</td> </tr> <tr> <td>Transmit Enable</td> <td>TXEN</td> <td>0</td> <td>Disable Transmit</td> </tr> </tbody> </table>	A	40	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L	INSTRUCTION BIT	BIT	BIT	DESCRIPTION	Enter Hunt Mode	EH	0	Does not enter Hunt Mode	Internal Reset	IR	1	Internal reset high returns 8251A to mode instruction format, will not force o/p to zero	Request To Send	RTS	0	Will not force RTS O/P to 0	Error Reset	ER	0	Does not Reset Error flags OF, PE, OE, FE	Send Break Character	SBRK	0	Normal operation	Receive Enable	RXE	0	Receive Disable	Data Terminal Ready	DTR	0	Will not force DTR O/P to 0	Transmit Enable	TXEN	0	Disable Transmit
A	40	XX	F																																																			
B	XX	XX	C																																																			
D	XX	XX	E																																																			
H	XX	XX	L																																																			
INSTRUCTION BIT	BIT	BIT	DESCRIPTION																																																			
Enter Hunt Mode	EH	0	Does not enter Hunt Mode																																																			
Internal Reset	IR	1	Internal reset high returns 8251A to mode instruction format, will not force o/p to zero																																																			
Request To Send	RTS	0	Will not force RTS O/P to 0																																																			
Error Reset	ER	0	Does not Reset Error flags OF, PE, OE, FE																																																			
Send Break Character	SBRK	0	Normal operation																																																			
Receive Enable	RXE	0	Receive Disable																																																			
Data Terminal Ready	DTR	0	Will not force DTR O/P to 0																																																			
Transmit Enable	TXEN	0	Disable Transmit																																																			

OUT UATCNT	Universal Synchronous Asynchronous Receiver Transmitter Count 8251A.																																																										
MVI A, 4E <sub>H</sub>	<p style="text-align: center;"><b>REGISTERS</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td style="padding: 2px;"><b>A</b></td><td style="padding: 2px;"><b>4E</b></td><td style="padding: 2px;">XX</td><td style="padding: 2px;">F</td></tr> <tr><td style="padding: 2px;">B</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">C</td></tr> <tr><td style="padding: 2px;">D</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">E</td></tr> <tr><td style="padding: 2px;">H</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">L</td></tr> </table> <p style="margin-left: 20px;">➤ <b>INITIALIZATION OF 8251A</b></p> <p style="margin-left: 20px;">The condition of instruction 8251A in mode instruction format is as follows</p> <ul style="list-style-type: none"> <li>▪ 8 bit data</li> <li>▪ no parity</li> <li>▪ 16X baud rate factor</li> <li>▪ 1 stop bit</li> </ul> <p style="text-align: center;"><b>ASYNCHRONOUS MODE OF 8251A</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="padding: 2px;">No of Stop bit</td> <td style="padding: 2px;">Even parity Generation Check</td> <td style="padding: 2px;">Parity Enable</td> <td style="padding: 2px;">Character Length</td> <td style="padding: 2px;">Baud rate Factor</td> </tr> <tr> <td style="padding: 2px;">S2</td> <td style="padding: 2px;">S1</td> <td style="padding: 2px;">EP</td> <td style="padding: 2px;">PEN</td> <td style="padding: 2px;">L2</td> <td style="padding: 2px;">L1</td> <td style="padding: 2px;">B2</td> <td style="padding: 2px;">B1</td> </tr> <tr> <td style="padding: 2px;">0</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">0</td> <td style="padding: 2px;">0</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">0</td> </tr> <tr> <td colspan="2" style="padding: 2px;">1 bit</td> <td style="padding: 2px;">0-odd</td> <td style="padding: 2px;">0-Disable</td> <td colspan="2" style="padding: 2px;">8 bit</td> <td colspan="2" style="padding: 2px;">16X</td> </tr> </table>	<b>A</b>	<b>4E</b>	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L	No of Stop bit	Even parity Generation Check	Parity Enable	Character Length	Baud rate Factor	S2	S1	EP	PEN	L2	L1	B2	B1	0	1	0	0	1	1	1	0	1 bit		0-odd	0-Disable	8 bit		16X														
<b>A</b>	<b>4E</b>	XX	F																																																								
B	XX	XX	C																																																								
D	XX	XX	E																																																								
H	XX	XX	L																																																								
No of Stop bit	Even parity Generation Check	Parity Enable	Character Length	Baud rate Factor																																																							
S2	S1	EP	PEN	L2	L1	B2	B1																																																				
0	1	0	0	1	1	1	0																																																				
1 bit		0-odd	0-Disable	8 bit		16X																																																					
OUT UATCNT	Universal Synchronous Asynchronous Receiver Transmitter Count 8251A.																																																										
MVI A, 37 <sub>H</sub>	<p style="text-align: center;"><b>REGISTERS</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td style="padding: 2px;"><b>A</b></td><td style="padding: 2px;"><b>37</b></td><td style="padding: 2px;">XX</td><td style="padding: 2px;">F</td></tr> <tr><td style="padding: 2px;">B</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">C</td></tr> <tr><td style="padding: 2px;">D</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">E</td></tr> <tr><td style="padding: 2px;">H</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">XX</td><td style="padding: 2px;">L</td></tr> </table> <p style="margin-left: 20px;">The condition of initializing 8251A in command instruction format is as follows</p> <ul style="list-style-type: none"> <li>▪ Reset error flag</li> <li>▪ Enable transmission &amp; reception</li> <li>▪ Make RTS &amp; DTS active low</li> </ul> <p style="text-align: center;"><b>COMMAND INSTRUCTION FORMAT OF 8251A</b></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th style="padding: 2px;">HEX CODE / INSTRUCTION</th> <th style="padding: 2px;">EH</th> <th style="padding: 2px;">IR</th> <th style="padding: 2px;">RTS</th> <th style="padding: 2px;">ER</th> <th style="padding: 2px;">SBRK</th> <th style="padding: 2px;">RXE</th> <th style="padding: 2px;">DTR</th> <th style="padding: 2px;">TXEN</th> </tr> <tr> <td style="padding: 2px;">37<sub>H</sub></td> <td style="padding: 2px;">0</td> <td style="padding: 2px;">0</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">0</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">1</td> <td style="padding: 2px;">1</td> </tr> <tr> <td></td> <td colspan="4" style="padding: 2px; text-align: center;">3</td> <td colspan="4" style="padding: 2px; text-align: center;">7</td> </tr> </table> <table border="1" style="margin-left: auto; margin-right: auto; width: 100%;"> <thead> <tr> <th style="padding: 2px;">INSTRUCTION BIT</th> <th style="padding: 2px;">BIT</th> <th style="padding: 2px;">DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">Enter Hunt Mode</td> <td style="padding: 2px;">EH</td> <td style="padding: 2px;">0 Does not enter Hunt Mode</td> </tr> <tr> <td style="padding: 2px;">Internal Reset</td> <td style="padding: 2px;">IR</td> <td style="padding: 2px;">0 No internal Reset</td> </tr> <tr> <td style="padding: 2px;">Request To Send</td> <td style="padding: 2px;">RTS</td> <td style="padding: 2px;">1 Request to send 'High' will force RTS O/P to 0</td> </tr> <tr> <td style="padding: 2px;">Error</td> <td style="padding: 2px;">ER</td> <td style="padding: 2px;">1 Reset Error flags OF, PE, OE, FE</td> </tr> </tbody> </table>	<b>A</b>	<b>37</b>	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L	HEX CODE / INSTRUCTION	EH	IR	RTS	ER	SBRK	RXE	DTR	TXEN	37 <sub>H</sub>	0	0	1	1	0	1	1	1		3				7				INSTRUCTION BIT	BIT	DESCRIPTION	Enter Hunt Mode	EH	0 Does not enter Hunt Mode	Internal Reset	IR	0 No internal Reset	Request To Send	RTS	1 Request to send 'High' will force RTS O/P to 0	Error	ER	1 Reset Error flags OF, PE, OE, FE
<b>A</b>	<b>37</b>	XX	F																																																								
B	XX	XX	C																																																								
D	XX	XX	E																																																								
H	XX	XX	L																																																								
HEX CODE / INSTRUCTION	EH	IR	RTS	ER	SBRK	RXE	DTR	TXEN																																																			
37 <sub>H</sub>	0	0	1	1	0	1	1	1																																																			
	3				7																																																						
INSTRUCTION BIT	BIT	DESCRIPTION																																																									
Enter Hunt Mode	EH	0 Does not enter Hunt Mode																																																									
Internal Reset	IR	0 No internal Reset																																																									
Request To Send	RTS	1 Request to send 'High' will force RTS O/P to 0																																																									
Error	ER	1 Reset Error flags OF, PE, OE, FE																																																									

		<table border="1"> <tr> <td>Reset</td> <td></td> <td></td> <td></td> </tr> <tr> <td>Send Break Character</td> <td>SBRK</td> <td>0</td> <td>Normal operation</td> </tr> <tr> <td>Receive Enable</td> <td>RXE</td> <td>1</td> <td>Receive enable</td> </tr> <tr> <td>Data Terminal Ready</td> <td>DTR</td> <td>1</td> <td>Data terminal ready force DTR O/P to 0</td> </tr> <tr> <td>Transmit Enable</td> <td>TXEN</td> <td>1</td> <td>Transmit enable</td> </tr> </table>	Reset				Send Break Character	SBRK	0	Normal operation	Receive Enable	RXE	1	Receive enable	Data Terminal Ready	DTR	1	Data terminal ready force DTR O/P to 0	Transmit Enable	TXEN	1	Transmit enable																							
Reset																																													
Send Break Character	SBRK	0	Normal operation																																										
Receive Enable	RXE	1	Receive enable																																										
Data Terminal Ready	DTR	1	Data terminal ready force DTR O/P to 0																																										
Transmit Enable	TXEN	1	Transmit enable																																										
	OUT UATCNT	Universal Synchronous Asynchronous Receiver Transmitter Count 8251A.																																											
LOOP	IN UATCNT	<p>Input 37<sub>H</sub> to accumulator.</p> <p><b>REGISTERS</b></p> <table border="1"> <tr> <td>A</td> <td>37</td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table> <p>➤ Check 8251A TxEMPTY and then send the data 41 to 8251A</p>	A	37	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																											
A	37	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	ANI 04 <sub>H</sub>	<p>And immediate the accumulator content with 04<sub>H</sub>.</p> <p>37<sub>H</sub> =&gt; 0011 0111          04<sub>H</sub> =&gt; 0000 0100          -----          0000 0100 =&gt; 04<sub>H</sub>          -----</p> <p><b>STATUS WORD FORMAT</b></p> <table border="1"> <thead> <tr> <th>HEX CODE / INSTRUCTION</th> <th>DSR</th> <th>SYNDET</th> <th>FE</th> <th>OE</th> <th>PE</th> <th>TxEMPTY</th> <th>RxRDY</th> <th>TxRDY</th> </tr> </thead> <tbody> <tr> <td>04<sub>H</sub></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td colspan="4">0</td> <td colspan="4">4</td> </tr> </tbody> </table> <p><b>REGISTERS</b></p> <table border="1"> <tr> <td>A</td> <td>04</td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table>	HEX CODE / INSTRUCTION	DSR	SYNDET	FE	OE	PE	TxEMPTY	RxRDY	TxRDY	04 <sub>H</sub>	0	0	0	0	0	1	0	0		0				4				A	04	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L
HEX CODE / INSTRUCTION	DSR	SYNDET	FE	OE	PE	TxEMPTY	RxRDY	TxRDY																																					
04 <sub>H</sub>	0	0	0	0	0	1	0	0																																					
	0				4																																								
A	04	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	JZ LOOP	Here, if ANI instruction gives non-zero value implies the Tx is empty (i.e. TxEMPTY = enabled) then transmits the data to 8251A, otherwise, loop until it is empty.																																											
	MVI A, 41 <sub>H</sub>	<p>INPUT DATA to be transmitted.</p> <p><b>REGISTERS</b></p> <table border="1"> <tr> <td>A</td> <td>41</td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table>	A	41	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																											
A	41	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	OUT UATDAT	Output the data.																																											
LOOP1	IN UATCNT	Input the control/status word.																																											

		<p align="center"><b>REGISTERS</b></p> <table border="1"> <tr><td><b>A</b></td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table> <p>➤ Check 8251A RxRDY and hence get the data and store at 4200</p>	<b>A</b>	00	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																											
<b>A</b>	00	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	ANI 02 <sub>H</sub>	<p align="center"><b>STATUS WORD FORMAT</b></p> <table border="1"> <thead> <tr> <th>HEX CODE / INSTRUCTION</th> <th>DSR</th> <th>SYNDET</th> <th>FE</th> <th>OE</th> <th>PE</th> <th>TxEMPTY</th> <th>RxRDY</th> <th>TxRDY</th> </tr> </thead> <tbody> <tr> <td>02<sub>H</sub></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td></td> <td colspan="4">0</td> <td colspan="4">2</td> </tr> </tbody> </table> <p>RxRDY bit indicates that 8251A contains a character that is ready to be input to CPU.</p> <p align="center"><b>REGISTERS</b></p> <table border="1"> <tr><td><b>A</b></td><td>02</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	HEX CODE / INSTRUCTION	DSR	SYNDET	FE	OE	PE	TxEMPTY	RxRDY	TxRDY	02 <sub>H</sub>	0	0	0	0	0	0	1	0		0				2				<b>A</b>	02	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L
HEX CODE / INSTRUCTION	DSR	SYNDET	FE	OE	PE	TxEMPTY	RxRDY	TxRDY																																					
02 <sub>H</sub>	0	0	0	0	0	0	1	0																																					
	0				2																																								
<b>A</b>	02	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	JZ LOOP1	<p>Here, if  RxRDY = 0 =&gt; it is not ready, so go on looping until it is not zero  RxRDY = 1 =&gt; it is ready, so stop looping.</p>																																											
	IN UATDAT	<p>Data is input in to the receiver.i.e. Transmitted data is being received.</p> <p align="center"><b>REGISTERS</b></p> <table border="1"> <tr><td><b>A</b></td><td>41</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	<b>A</b>	41	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																											
<b>A</b>	41	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
	STA 4200 <sub>H</sub>	<p>Store the received data in the specified location.</p> <p align="center"><b>REGISTERS</b></p> <table border="1"> <tr><td><b>A</b></td><td>41</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table> <p align="center"><b>MEMORY</b></p> <table border="1"> <tr><td>41FD</td><td>xx</td></tr> <tr><td>41FE</td><td>xx</td></tr> <tr><td>41FF</td><td>xx</td></tr> <tr><td>4200</td><td>41</td></tr> <tr><td>4201</td><td>xx</td></tr> </table> <p>The program will be in a constant loop either in the transmission mode or in the reception mode.</p>	<b>A</b>	41	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L	41FD	xx	41FE	xx	41FF	xx	4200	41	4201	xx																	
<b>A</b>	41	XX	F																																										
B	XX	XX	C																																										
D	XX	XX	E																																										
H	XX	XX	L																																										
41FD	xx																																												
41FE	xx																																												
41FF	xx																																												
4200	41																																												
4201	xx																																												
	HLT	Stop the execution.																																											

## VERIFICATION

Check at location 4200 using substitute command. If a content of location is 41<sub>H</sub>, then the serial port is OK. Else check the loop back connector and verify the status of RST\*, CST\*, TXD and RXD using an oscilloscope.

MODE	ADDRESS	DATA
<i>Input</i>	4124 <sub>H</sub>	41 <sub>H</sub>
<i>Output</i>	4200 <sub>H</sub>	41 <sub>H</sub>

## REFERENCE

1. Ramesh S.Gaonkar, Microprocessor Architecture, Programming, and Applications, Fourth Edition, Penram International Publishing (India), 2000.
2. S.Subathra, "Advanced Microprocessor Laboratory", Record work, Adhiparashakthi Engineering College, Melmaruvathur, October 2002
3. S.Subathra, "Programming in 8085 Microprocessor and its applications – An Innovative Analysis", Technical Report, Adhiparashakthi Engineering College, Melmaruvathur, March 2003
4. Micro-85 EB, User Manual, Version – 3.0, CAT #M85 EB-002, VI Microsystems Pvt. Ltd., Chennai.