# TONE GENERATOR



This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

## TONE GENERATOR

#### **AIM**

To wite an assembly language program to generate tones using software.

#### APPARATUS REQUIRED

- 8085 Microprocessor Trainer kit
- Flat Ribbon Cable
- Tone generator kit
- Power Supply

#### DESCRIPITION

Tone generator is a circuit which generator different tones depending on the input signal and its frequency. This circuit contains AND gates (IC is 74HC102). The two inputs for AND gates are one from 8255 (26 core FRC cable connected to P3) and other input is from 8253 IC on the kit. With the help of FRC, we can connect this signal from p2 on the kit to JP2 On the interface. These input signal are modulated and outputted to the transistor Q1 whose collector current varies depending on the base current fed by the O/P of the AND gate, this variation in collector current causes the speaker diaphragm to vibrate at different frequencies and hence to output various tones.

The user can write various program to generate different tones to the output of speaker.

On the interface one beard speaker is mounted and also to work under silent areas headphone socket is provided in addition to this, a volume control pit R6(500 ohm) provided to vary the volume of the output.

Steps to be followed to generate tone using software

Calculate the Hexa count to be loaded to 8253 16 bit counter for the particular frequency of the required time. Using the formula,

Count ( dec ) =1.5 MHz / (frequency required )

After this convert the count in decimal value to Hex value & load 16 bit data to 8253 counts. In hardware of the interface when you connect FRC clock1 of 8253 is shorted to clock2 of the same on the kit, at clock2 you have 1.5MHz of the frequency.


- a) Disable the output of AND gate by sending '0' to PC7
- b) Enable the same by sending1 to PC7
- c) Call different delays to generate tones for that particular duration
- d) Disable AND gate output and call delay in order to give pause between tones
- e) Load next 16 bit hex data to 8253 counter and repeat the above steps

### Some of the fundamental frequencies are given below

TONE NAME	OCTAVE 0	OCTAVE 1	OCTAVE 2	OCTAVE 3
Sa	130.810	261.630	523.250	1046.500
Re	146.830	293.660	587.330	1174.700
Ga	164.810	329.630	659.260	1318.500
Ma	174.610	349.230	698.460	1396.900

Pa	196.000	392.000	784.000	1568.000
Dha	220.000	440.000	880.000	1760.000
Ni	246.940	493.883	987.770	1975.540

#### CIRCUIT DIAGRAM



#### TO WORK WITH TONE GENERATOR

- a) In addition to the FRC connected from P3 of kit to JP1 on interface(26 pin). Connect one more FRC connect P2 (20 pin) on the kit to JP2(20 pin) on the interface.
- b) Connect +5 & GND to generate low, execute the program as GO <starting address> <EXEC> . Now you can hear music (or tone) at the output of the speaker depending on your program. The tone volume can be controlled by varying R6 pot mounted on the interface.

If you connect head phone externally to jack provided the on board speaker is disabled and you will get the output on head phone.

# FUNDAMENTAL FREQUENCY OCTAVE — 1

```
SA = 1.5 \text{ Mhz} / 261.630 = 5740.5 = 5741_d = 166D_H RE = 1.5 \text{ Mhz} / 293.660 = 5107.9 = 5108_d = 13F4_H GA = 1.5 \text{ Mhz} / 329.630 = 4550.5 = 4551_d = 11C7_H MA = 1.5 \text{ Mhz} / 349.230 = 4295.1 = 4295_d = 10C7_H PA = 1.5 \text{ Mhz} / 392.000 = 3826.5 = 3827_d = 0EF3_H PA = 1.5 \text{ Mhz} / 440.000 = 3409.09 = 3409_d = 0D51_H PA = 1.5 \text{ Mhz} / 493.883 = 3037.15 = 3037_d = 0BDD_H
```

#### ASSEMBLY LANGUAGE PROGRAM

ADDRESS	LABEL	MNEMONICS	OPCODE/OPERAND
C100		MVI A,80 <sub>H</sub>	3E 80
C102		OUT CWR	D3 DB
C104		MVI A, B6 <sub>H</sub>	3E B6
C106		OUT TIMERCTRL	D3 CB
C108	REPEAT	MVI B,07 <sub>H</sub>	06 07
C10A		LXI H,C200 <sub>H</sub>	21 00 C2

C10D	NEXT	MVI A,M	7E
C10E		OUT TIMER2	D3 CA
C110		INX H	23
C111		MOV A,M	7E
C112		OUT TIMER2	D3 CA
C114		MVI A,80 <sub>H</sub>	3E 80
C116		OUT PORTC	D3 DA
C118		CALL DELAY	CD 27 C1
C11B		MVI A,00 <sub>H</sub>	3E 00
C11D		OUT PORTC	D3 DA
C11F		INX H	23
C120		DCR B	05
C121		JNZ NEXT	C2 OD C1
C124		JMP REPEAT	C3 08 C1
C127	DELAY	MVI C,04 <sub>H</sub>	0E 04
C129	START	LXI D, FFFF <sub>H</sub>	11 FF FF
C12B	LOOP1	DCX D	1B
C12C		MOV A,E	7B
C12D		ORA D	B2
C12E		JNZ LOOP1	C2 2B C1
C131		DCR C	0D
C132		JNZ START	C2 29 C1
C135		RET	C9

# PROGRAM TRACE

LABEL	MNEMONICS					DESCRI	PTIC	N				
	MVI A,80 <sub>H</sub>	Initializ	ing t	he po	orts	of th	ne P	PI 8	3255	as	O/P p	orts by
		writing the control word as $80_{\rm H}$ .										
		DATA	$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$		$D_2$		$D_1$	D <sub>0</sub>
		BITS	1	0	0	0	0		0		0	0
		COMMENT	I/O	Mod	e0	PortA	Poi	rtC	Mod	de0	PortB	PortC
			mode			O/P		per			O/P	Lower
							0/1	P				O/P
		$80_{\rm H}$ is mov			mula	ator.						
			ISTER	_								
			<b>0</b> XX	F								
			X XX	C E								
		^	X XX	L								
		Δ.	X XX									
	OUT CWR	Control w	ord s	pecif	ies	the I/	0 fu	ncti	on f	or e	ach p	ort
		of 8255.		,			1					
	MVI A, B6 <sub>H</sub>	Initializ	_					e PI	T 82	253 1	n <b>MO</b> E	<b>DE 3</b> b
		writing t	ne co	ntrol	wor	a as B	он.					
		COMMENT	SELEC	יחי	RE	AD/	l N	IODE		BCD	/	
		COPPIENT	COUNT	-	LO	•	1.	ЮДП		BINA		
			SC1	SC0	RL		M2	М1	MO	COU		
		DATA	D <sub>7</sub>	D <sub>6</sub>	D		D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D		
		BITS	1	0	1	, ,	0	1	1	0		
		OBSERVE	COUNT		<b>↓</b> =	B/MSB		DDE 3		BINA	ARY	
		ODBERVE				D/110D				COU		
		<u> </u>	l		1		I			0001		

PERIPHERAL INTERFACING Rev. 1.0

		$\mathrm{B6}_{\mathrm{H}}$ is moved to accumulator.
		REGISTERS
		A B6 XX F
		B XX XX C
		D XX XX E
		H XX XX L
		NOTE:
		❖ 8253 IS USED TO GENERATE ACCURATE TIME DELAY FOR
		THE SQUARE WAVE IN MODE3.
		❖ AT THE END OF COUNT, A PULSE IS GENERATED WHICH
		INTERRUPT THE MICROPROCESSOR.
	OUT	Output it through TIMERCTRL.
	TIMERCTRL	NOTE:
		• Opcode of TIMERCTRL is CB.
REPEAT	MVI B,07 <sub>H</sub>	Initialize B register with number of count.
		REGISTERS
		A XX XX F
		<b>B</b> 07 XX C
		D XX XX E
		H XX XX L
	LXI	Initialize the memory pointer at $C200_{H}$ .i.e. loads the 16-
	H,C200 <sub>H</sub>	bit data in the register pair designated.
		REGISTERS
		A XX XX F
		B 07 XX C
		D XX XX E
		H C2 00 L
		$C200_{H}$ is the memory pointer.
		MEMORY
		C200 CB
		C201 2C
		C202 E7
		C203 27
		C204 8D
NEVE	M777 7 34	TCD of VCA is looked in to assumption
NEXT	MVI A,M	LSB of 'Sa' is loaded in to accumulator.
		DECTOMEDO
		REGISTERS
		A CB XX F
		B XX XX C D YY YY E
		$\Lambda \Lambda $
		H XX XX L
	OUT	$CB_{ exttt{H}}$ is outputted thro TIMER2.
	TIMER2	CDH 15 Outputted thio iiratrz.
	IIMEKZ	NOTE:
		NOTE: Opcode of TIMER2 is CA.
	INX H	
	TNY U	Increment the HL register pair by 1. The instruction views the contents of the HL registers as a 16-bit number. No
		flags are affected.

Rev. 1.0

	REGISTERS				
	A CB XX F				
	B 07 XX C D VY VY E				
	- AA AA				
	H C2 01 L				
	$C201_{H}$ is the memory pointer.				
	MEMORY				
	C200 CB				
	C201 HL memory pointer				
	C202 E7 C203 O7				
	C204 27				
	8D				
MOV A,M	MSB of 'Sa' is loaded in to accumulator.  REGISTERS				
	A 2C XX F				
	B 07 XX C				
	D XX XX E				
	H C2 01 L				
OUT	$2C_{H}$ is outputted thro TIMER2.				
TIMER2					
MVI A,80 <sub>H</sub>	Move 80 $_{\rm H}$ immediately in to accumulator. REGISTERS				
	A 80 XX F				
	B 07 XX C				
	D XX XX E				
	H C2 01 L				
OUT PORTC	Initialize the ports.				
	DAMA DC DC DC DC DC DC DC				
	DATA   PC <sub>7</sub>   PC <sub>6</sub>   PC <sub>5</sub>   PC <sub>4</sub>   PC <sub>3</sub>   PC <sub>2</sub>   PC <sub>1</sub>   PC <sub>0</sub>   BITS   <b>1</b>   0   0   0   0   0   0				
	PC7 =1 ,Enable AND gate output by sending 1 bit				
	(high signal) to PC7.				
CALL	Call delay sub program.				
DELAY					
MVI A,00 <sub>H</sub>	Clear the accumulator.				
	REGISTERS				
	A 00 XX F				
	B 07 XX C				
	D XX XX E H C2 01 L				
	H C2 01 L				
OUT PORTC	Initialize the ports.				
	DATA PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0				
	BITS <b>0</b> 0 0 0 0 0 0				
	$PC_7 = 0$ , Disable AND gate by sending 0 bit (low signal) to				
	PC <sub>7</sub>				

Rev. 1.0

INX H	Increment the HL register pair by 1.  REGISTERS  A E7 XX F B 07 XX C D XX XX E H C2 02 L
DCR B	Decrease the count of B register since 'Sa' is obtained.  REGISTERS  A XX XX F B 06 XX C D XX XX E H C2 02 L
JNZ NEXT	For single loop, to play sa, re, ga, ma, pa, dha, ni Jump to next.
JMP REPEAT	In order to play continuously the tune, repeat the process.

DELAY	MVI C,04 <sub>H</sub>	Move 04 $_{ m H}$ immediately to C register.
		REGISTERS
		A XX XX F
		B XX <b>04</b> C
		D XX XX E
		H XX XX L
		444 444
START	LXI	Initialize the memory pointer at $FFFF_H$ .i.e. loads the
	D, FFFF <sub>H</sub>	16-bit data in the register pair designated.
		REGISTERS
		A XX XX F
		B XX 04 C
		D FF FF E
		H XX XX L
		[]
		$\mathtt{FFFF}_{\mathtt{H}}$ is the memory pointer.
		MEMORY
		FFFF XX
		FFFE XX
		FFFD XX
		FFFC XX
		FFFB XX
LOOP1	DCX D	Decrement the HL register pair by 1. The instruction
		views the contents of the HL registers as a 16-bit
		number. No flags are affected.
		REGISTERS
		A XX XX F
		B XX XX C
		D FF FE E
		H XX XX L
		$FFFE_{\mathtt{H}}$ is the memory pointer.

		MEMORY				
		FFFF XX				
		FFFE XX DE memory pointer				
		FFFD XX				
		FFFC XX				
		FFFB XX				
Mo	OV A,E	Move E register to accumulator.				
		REGISTERS				
		A FE XX F				
		B XX XX C				
		D XX XX E				
		H XX XX L				
	RA D	OD the against tent content with D register content				
	NZ LOOP1	OR the accumulator content with D register content.				
	CR C	Jump if no zero to Labled LOOP1.				
	CR C	Decrement the C register content. REGISTERS				
		A XX XX F				
		AA AA				
		H XX XX				
	NZ START	Tump if no game to Inholad CMADM				
	NA START	Jump if no zero to Labeled START.				
B.	ET	Return to main program.				
		Necuri co marii program.				

#### **EXECUTION**

ADDRESS	TONE	FREQUENCY	HEXADECIMAL
	NAME	(Hz)	(hexa)
C200	Sa	261.630	1665 <sub>H</sub>
C202	Re	293.660	13F4 <sub>H</sub>
C204	Ga	329.630	11C7 <sub>H</sub>
C206	Ma	349.230	10C7 <sub>H</sub>
C208	Pa	392.000	OEF3 <sub>H</sub>
C20A	Dha	440.000	0D57 <sub>H</sub>
C20C	Ni	493.883	OBDD <sub>H</sub>

#### **REFERENCE**

- 1. Ramesh S.Gaonkar, Microprocessor Architecture, Programming, and Applications, Fourth Edition, Penram International Publishing (India), 2000.
- 2. S.Subathra, "Advanced Microprocessor Laboratory", Record work, Adhiparashakthi Engineering College, Melmaruvathur, October 2002
- 3. S.Subathra, "Programming in 8085 Microprocessor and its applications An Innovative Analysis", Technical Report, Adhiparashakthi Engineering College, Melmaruvathur, March 2003

4. Micro-85 EB, User Manual, Version – 3.0, CAT #M85 EB-002, VI Microsystems Pvt. Ltd., Chennai.