RELAY INTERFACE BY SUBATHRA S

This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

RELAY INTERFACE

OBJECTIVE

To write an assembly language program to interface the relay with 8085 Microprocessor Trainer Kit.

APPARATUS REQUIRED

- 8085 Microprocessor Trainer Kit
- Relay Interface kit
- Flat Ribbon Cable
- Power Supply

DESCRIPTION

TO WORK WITH TWO CHANNEL RELAY

- a. To work on this , only one FRC from P3 on kit to JP1 on interface is sufficient,
- b. Connect +5 and Gnd. Supply with the help of four-way power mate.
- c. Execute the program to switch ON and OFF the relay.
 - GO <STARTING ADDRESS> <EXEC>

In program if you make PC_0 high and PC_1 low of 8255, then (Terminal blocks) TB1's both terminals get shorted and TB2's both terminals are open By doing this, the channel which you made high remains shorted till we press RESET or till you should make that bit of the channel low(0).

To understand better take 2 LED's each in series with 330ohms resistors. Connect the pin 1 of both TB's(TB1 & TB2) V_{CC} and connect anodes of the LEDs to pin 2 of both the terminal block.

Now execute the program named two channel relay.

GO <STARTING ADDRESS> <EXEC>

Go<41AD> <. >.

When you execute the program the LEDs will be switched, correspondingly in the data field of kit. Observe that for 'ON' LED 1 will be displayed and for 'OFF' LED 0 will be displayed.

With this interface a EPROM (27128A of 16K) is provided, which contains all the programs fused, insert this EPROM in the extended socket U9 of the kit and execute the programs.

ALGORITHM

1.Initialize 8255 PPI Control word register.

2.Send 01H through Port C to activate the relay and call delay subroutine program.

3.Send 00H through Port C to deactivate the relay.

4.Repeat steps 2 & 3.

CORCUT & DURGERAIM RELAY INTERFACING



ASSEMBLY LANGUAGE PROGRAM

ADDRESS	LABEL	MNEMONICS	OPCODE/OPERAND		
C000		LXI SP,C300 _H	31 00 C3		
C003		MVI A,80 _H	3E 80		
C005		OUT CWR	D3 DB		
C007		MVI A, 01_{H}	3E 01		
C009		OUT PORTC	D3 DA		
C00B	LOOP1	CALL DELAY	CD 14 C0		
C00E		CMA	2F		
C00F		OUT PORTC	D3 DA		
C011		JMP LOOP1	C3 0B C0		
C014	DELAY	PUSH PSW	F5		
C015		MVI D, OA _H	16 0A		
C017	START	LXI B,208E _H	01 8E 20		
C01A	LOOP2	DCX B	0B		
C01B		MOV A,C	79		
C01C		ORA B	B0		
C01D		JNZ LOOP2	C2 1A C0		
C020		DCR D	15		
C021		JNZ START	C2 17 C0		
C024		POP PSW	F1		
C025		RET	C9		

PROGRAM TRACE

LABEL	MNEMONICS	DESCRIPTION								
	LXI	Initialize the Stack pointer at $C300_{H}$.i.e. loads the								
	SP,C300 _H	16-bit data in the register pair designated.								
		REG	ISTERS							
		A X	X XX	F						
		ВХ	X XX	С						
		DX	X XX	Ε						
		НХ	X XX	L						
		ST	ACK ME	MORY	Z					
		C300	XX 🖌							
		C2FF	XX			Sta	ck poin	ter		
		C2FE	XX							
		C2FD	XX							
		C2FC	XX							
	MVI A,80 _h	Initializ	ing th	ne p	ort:	s of th	e PPI 8	3255 as	0/P p	orts by
		writing t	he con	tro.	L WC	ord as 8	30 _H .			
		DATA	D ₇	D ₆	D_5	D ₄	D ₃	D ₂	D_1	D ₀
		BITS	1	0	0	0	0	0	0	0
		COMMENT	I/O	Мос	le0	PortA	PortC	Mode0	PortB	PortC
			mode			O/P	Upper		O/P	Lower
							O/P			O/P
		$80_{\rm H}$ is mov	ved to	acc	umul	lator.				
		REG	ISTERS							
		A 8	O XX	F						
		ВХ	X XX	С						
		D X	X XX	E						
		H X	X XX	L						
		Q	1		<u> </u>				1.	
	OUT CWR	Control w 8255.	ora sp	ecli	ties	the 1/	0 funct	lon Io	r each	port oi
	MVI A, 01_{H}	01 _H is mov	ved to	acc	umul	Lator.				
		REG	REGISTERS							
		A 0	1 01	F						
		в х	X XX	С						
		D X	X XX	Ε						
		H X	X XX	L						
	OUT PORTC	RELAY ON,	OFF of	two) LE	Ds.				
					-					
		DATA PC	7 PC ₆	PC ₅	PC	C ₄ PC ₃	PC ₂ PC	$_{1}$ PC ₀		
		BITS 0	0	0	0	0	0 0	1		
		TB1's both terminal gets shorted & TB2's both								
		termin	al rem	ain	ope	en.				
LOOP1	CALL	Call delay subprogram.								
ļ	DELAY		_							
	CMA	A=01 is c	omplem	ente	ed t	o get A	<u>10.</u>			

		A 10 10 F B XX XX C D XX XX E H XX XX L
	OUT PORTC	Output through Port C
		DATA PC_7 PC_6 PC_5 PC_4 PC_3 PC_2 PC_1 PC_6
		BITS 0 0 0 0 0 0 0 1
	JMP LOOP1	Repeat the process.
DELAY	PUSH PSW	PSW (Program Status Word) represents the content of the accumulator and flag register; the accumulator is the high order register and the flags are the low order register. STACK MEMORY C300 C2FF C2FF C2FE C2FD XX C2FD XX
		C2FC XX
		NOTE: The content of the source register, flag are not altered after the PUSH instruction.
	MVI D,0A _H	$0A_{\rm H}$ is moved to D register.
		REGISTERS A 01 01 F B XX XX C D OA XX E H XX XX L
START	LXI D 200F	Initialize B register at $208E_{\rm H}$.i.e. loads the 16-bit
	B,208E ₈	A 01 01 F B 20 8E C D 0A XX E H XX XX L
		MEMORY 208C 23 208D 11 208E 3A 208F 33 2090 51
LOOP2	DCX B	Decrement the BC register pair.
		REGISTERS A 01 01 F B 20 8D C D 0A XX E H XX XX L

	MEMORY 208C 23 208D 11 208E 3A 208F 33 2090 51			
MOV A,C	$8D_{H}$ is moved to accumulator.			
	REGISTERS			
	A 8D 8D F			
	B 20 8D C			
	D OA XX E			
	H XX XX L			
ORA B	OR the R Degister content with accumulator content			
JNZ LOOP2	Jump if no zero to Labeled LOOP?			
DCR D	Decrement the D register content by one			
	REGISTERS			
	A 01 XX F			
	D 09 XX E			
	H XX XX L			
JNZ START	Jump if no zero to Labeled START.			
POP PSW	STACK MEMORY			
	C300 XX ← Stack pointer			
	C2FF 01			
	C2FE 01			
	C2FD XX			
	CZFC XX			
	The content of the source register flag are retrieved			
	from stack using POP instruction.			
 RET	Return to main program.			

REFERENCE

- 1. Ramesh S.Gaonkar, Microprocessor Architecture, Programming, and Applications, Fourth Edition, Penram International Publishing (India), 2000.
- 2. S.Subathra, "Advanced Microprocessor Laboratory", Record work, Adhiparashakthi Engineering College, Melmaruvathur, October 2002
- S.Subathra, "Programming in 8085 Microprocessor and its applications An Innovative Analysis", Technical Report, Adhiparashakthi Engineering College, Melmaruvathur, March 2003
- 4. Micro-85 EB, User Manual, Version 3.0, CAT #M85 EB-002, VI Microsystems Pvt. Ltd., Chennai.