

INTERRUPT SERVICE SUBROUTINE

BY
SUBATHRA S

This work is licensed under the Creative Commons Attribution-NonCommercial-Share Alike 2.5 India License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc-sa/2.5/in/deed.en> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

INTERRUPT SERVICE SUBROUTINE

OBJECTIVE

To write an assembly language program to interrupt the 8085 microprocessor and to execute the interrupt service subroutine.

APPARATUS REQUIRED

- Single board Microcomputer.
- Power supply.
- Flat Ribbon Cable.
- Bread board
- Resistors
- LED's.
- Wires.

DESCRIPTION


An Interrupt Service Subroutine (ISS) is similar to a procedure that it may be branched from any other program and return branch is made to that program and return branch after interrupt routine has executed.

The interrupt routine must be written so that except for lapse in time the interrupted program proceeds first as if nothing had happened. This means that PSW and registers used by routine must be saved and restored and return must be made to instruction and that which follows last instruction executed before the interrupt.

ALGORITHM

1. Initialize the stack pointer to store PSW.
2. Initialize 8255 in I/O mode with all its ports as output ports.
3. Using SIM and EI instructions RESET RST7.5 and mask if available.
4. Main program is obituary and here it is counting 00 to FF in an infinite loop.
5. Processor states are stored in PC.
6. Suitable delay program is made use of.
7. When interrupted by RST7.5 vector interrupt routine is executed. The PSW is disabled until interrupt routine is completed.
8. Interrupt is enabled and PSW is restored back.

CONNECTION DETAILS



CONNECTION OF FRC TO LED

DATA BITS	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
PIN NO	16	15	18	17	20	19	22	21

26TH PIN - GROUND

SET INTERRUPT MASKS INSTRUCTION

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SOD	SDE	X	R7.5	MSE	M7.5	M6.5	M5.5
Serial O/P Data Ignored If D ₆ =0	Serial Data Enable 0-disable 1-enable	Ignored	Reset RST7.5 Flip flop 0-not reset 1-reset	Mask Set Enable 0-bits 0 to 2 Ignored 1-mask is set	RST7.5 Mask	RST 6.5 Mask	RST 5.5 Mask

ASSEMBLY LANGUAGE PROGRAM

ADDRESS	LABEL	MNEMONICS	OPCODE/OPERAND
C100		LXI SP, C500 _H	31 00 C5
C103		MVI A, 80 _H	3E 80
C105		OUT CWR	D3 DB
C107		MVI A, 1B _H	3E 1B
C109		SIM	30
C10A		EI	FB
C10B		MVI A, 00 _H	3E 00
C10D	DISP	OUT PORTA	D3 D8
C10F		MOV D, A	57
C110		CALL DELAY	CD 18 C1
C113		MOV A, D	7A
C114		INR A	3C
C115		JMP DISP	C3 0D C1
C118	DELAY	LXI B, FFFF _H	01 FF FF
C11B	AGAIN	DCX B	0B
C11C		MOV A, C	79
C11D		ORA B	B0
C11E		JNZ AGAIN	C2 1B C1
C121		RET	C9
C122	ISS	PUSH PSW	F5
C123		DI	F3
C124		MVI E, 06H	1E 06
C126		XRA A	AF
C127	NEXT	CMA	2F
C128		OUT PORTA	D3 D8
C12A		MOV M, A	77
C12B		CALL DELAY	CD 18 C1
C12E		MOV A, M	7E
C12F		DCR E	1D
C130		JNZ NEXT	C2 27 C1
C133		EI	FB
C134		POP PSW	F1
C135		RET	C9

PROGRAM TRACE

LABEL	MNEMONICS	DESCRIPTION
	LXI SP, C500 _H	Initialize the stack pointer. MEMORY C4FD XX C4FE XX C4FF XX C500 XX ← STACK POINTER C501 XX

<p>MVI A, 80_H</p>	<p>Initializing the ports of the PPI 8255 as O/P ports by writing the control word as 80_H.</p> <table border="1" data-bbox="475 322 1401 479"> <tr> <td>DATA BITS</td> <td>D₇</td> <td>D₆</td> <td>D₅</td> <td>D₄</td> <td>D₃</td> <td>D₂</td> <td>D₁</td> <td>D₀</td> </tr> <tr> <td></td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>COMMENT</td> <td>I/O mode</td> <td>Mode0</td> <td>PortA O/P</td> <td>PortC Upper O/P</td> <td>Mode0</td> <td>PortB O/P</td> <td>PortC Lower O/P</td> <td></td> </tr> </table> <p>80_H is moved to accumulator.</p> <p>REGISTERS</p> <table border="1" data-bbox="539 568 754 696"> <tr> <td>A</td> <td>80</td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table>	DATA BITS	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		1	0	0	0	0	0	0	0	COMMENT	I/O mode	Mode0	PortA O/P	PortC Upper O/P	Mode0	PortB O/P	PortC Lower O/P		A	80	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L
DATA BITS	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀																																				
	1	0	0	0	0	0	0	0																																				
COMMENT	I/O mode	Mode0	PortA O/P	PortC Upper O/P	Mode0	PortB O/P	PortC Lower O/P																																					
A	80	XX	F																																									
B	XX	XX	C																																									
D	XX	XX	E																																									
H	XX	XX	L																																									
<p>OUT CWR</p>	<p>Control word specifies the I/O function for each port of 8255.</p>																																											
<p>MVI A, 1B_H</p>	<p>1B_H is loaded in to Accumulator.</p> <p>REGISTERS</p> <table border="1" data-bbox="539 875 754 1003"> <tr> <td>A</td> <td>1B</td> <td>XX</td> <td>F</td> </tr> <tr> <td>B</td> <td>XX</td> <td>XX</td> <td>C</td> </tr> <tr> <td>D</td> <td>XX</td> <td>XX</td> <td>E</td> </tr> <tr> <td>H</td> <td>XX</td> <td>XX</td> <td>L</td> </tr> </table>	A	1B	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L																											
A	1B	XX	F																																									
B	XX	XX	C																																									
D	XX	XX	E																																									
H	XX	XX	L																																									
<p>SIM</p>	<p>Set Interrupt Mask</p> <p>The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following function</p> <ul style="list-style-type: none"> ◆ Program interrupt mask for the RST 5.5, RST 6.5, RST 7.5 hardware interrupts. ◆ Reset the edge triggered RST 7.5 input latch. ◆ Load the SOD output latch. <p>SIM INSTRUCTION</p> <table border="1" data-bbox="475 1375 1401 1532"> <thead> <tr> <th>SOD</th> <th>SDE</th> <th>X</th> <th>R7.5</th> <th>MSE</th> <th>M7.5</th> <th>M6.5</th> <th>M5.5</th> </tr> </thead> <tbody> <tr> <td>Serial O/P Data</td> <td>Serial Data Enable</td> <td>Undef -ined</td> <td>Reset RST7.5 Flip Flop</td> <td>Mask Set Enable</td> <td>RST7.5 Mask</td> <td>RST 6.5 Mask</td> <td>RST 5.5 Mask</td> </tr> </tbody> </table> <p>When SOD = 0 => data will not be send out from SOD.</p> <p>SIM INSTRUCTION DESCRIPTION</p> <ul style="list-style-type: none"> ◆ Multipurpose instruction. ◆ To implement the 8085 interrupts (RST 7.5, 6.5, 5.5). ◆ Serial data output. <table border="1" data-bbox="571 1883 1385 1977"> <thead> <tr> <th colspan="3">INSTRUCTION BIT</th> <th>DESCRIPTION</th> </tr> </thead> <tbody> <tr> <td>D₀</td> <td>M5.5</td> <td>1</td> <td>RST 5.5 is marked or disabled.</td> </tr> </tbody> </table>	SOD	SDE	X	R7.5	MSE	M7.5	M6.5	M5.5	Serial O/P Data	Serial Data Enable	Undef -ined	Reset RST7.5 Flip Flop	Mask Set Enable	RST7.5 Mask	RST 6.5 Mask	RST 5.5 Mask	INSTRUCTION BIT			DESCRIPTION	D ₀	M5.5	1	RST 5.5 is marked or disabled.																			
SOD	SDE	X	R7.5	MSE	M7.5	M6.5	M5.5																																					
Serial O/P Data	Serial Data Enable	Undef -ined	Reset RST7.5 Flip Flop	Mask Set Enable	RST7.5 Mask	RST 6.5 Mask	RST 5.5 Mask																																					
INSTRUCTION BIT			DESCRIPTION																																									
D ₀	M5.5	1	RST 5.5 is marked or disabled.																																									

			D ₁	M6.5	1	RST 6.5 is masked or disabled.																
			D ₂	M7.5	0	RST 7.5 is enabled.																
			D ₃	MSE	1	It enables the function of bits D ₂ ,D ₁ ,D ₀ .This is master control over the entire interrupt-masking bit.																
			D ₄	R7.5	1	RST 7.5 flip-flop is reset.																
			D ₅	X	0	Undefined.																
			D ₆	SDE	0	Disable serial output.																
			D ₇	SOD	0	Data not latched to peripheral.																
	EI	Enable Interrupt The interrupt enable flip-flop is set and all interrupts are enabled. No flags are affected.																				
	MVI A,00_H	Initialize the accumulator. REGISTERS <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>					A	00	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L
A	00	XX	F																			
B	XX	XX	C																			
D	XX	XX	E																			
H	XX	XX	L																			
DISP	OUT PORTA	Output the 00 _H configuration through port A.																				
	MOV D,A	Move accumulator content to D register. REGISTERS <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>00</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>					A	00	XX	F	B	XX	XX	C	D	00	XX	E	H	XX	XX	L
A	00	XX	F																			
B	XX	XX	C																			
D	00	XX	E																			
H	XX	XX	L																			
	CALL DELAY	Call delay sub program.																				
	MOV A,D	D register content 00 _H is moved to accumulator. REGISTERS <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>00</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>					A	00	XX	F	B	XX	XX	C	D	00	XX	E	H	XX	XX	L
A	00	XX	F																			
B	XX	XX	C																			
D	00	XX	E																			
H	XX	XX	L																			
	INR A	Increment the accumulator content. REGISTERS <table border="1"> <tr><td>A</td><td>01</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>00</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>					A	01	XX	F	B	XX	XX	C	D	00	XX	E	H	XX	XX	L
A	01	XX	F																			
B	XX	XX	C																			
D	00	XX	E																			
H	XX	XX	L																			
	JMP DISP	Infinite looping																				
DELAY	LXI B,FFFF_H	Initialize the memory pointer at FFFF _H .i.e. loads the 16-bit data in the register pair designated. REGISTERS <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>FF</td><td>FF</td><td>C</td></tr> <tr><td>D</td><td>00</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>					A	00	XX	F	B	FF	FF	C	D	00	XX	E	H	XX	XX	L
A	00	XX	F																			
B	FF	FF	C																			
D	00	XX	E																			
H	XX	XX	L																			

		<p>C900_H is the memory pointer to the starting address of the sine waveform look up table data sequence.</p> <p>MEMORY</p> <table border="1"> <tr><td>FFFF</td><td>XX</td></tr> <tr><td>FFFE</td><td>XX</td></tr> <tr><td>FFFD</td><td>XX</td></tr> <tr><td>FFFC</td><td>XX</td></tr> <tr><td>FFFB</td><td>XX</td></tr> </table>	FFFF	XX	FFFE	XX	FFFD	XX	FFFC	XX	FFFB	XX						
FFFF	XX																	
FFFE	XX																	
FFFD	XX																	
FFFC	XX																	
FFFB	XX																	
AGAIN	DCX B	<p>Decrement the BC register pair.</p> <p>REGISTERS</p> <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>FF</td><td>FE</td><td>C</td></tr> <tr><td>D</td><td>00</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	A	00	XX	F	B	FF	FE	C	D	00	XX	E	H	XX	XX	L
A	00	XX	F															
B	FF	FE	C															
D	00	XX	E															
H	XX	XX	L															
	MOV A,C	<p>The C register content is moved to accumulator.</p> <p>REGISTERS</p> <table border="1"> <tr><td>A</td><td>FE</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>FF</td><td>FE</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>XX</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	A	FE	XX	F	B	FF	FE	C	D	XX	XX	E	H	XX	XX	L
A	FE	XX	F															
B	FF	FE	C															
D	XX	XX	E															
H	XX	XX	L															
	ORA B	<p>OR the accumulator content with B register.</p> <p>FE_H => 1111 1110 FF_H => 1111 1111 ----- 1111 1111 => FF_H -----</p>																
	JNZ AGAIN	Until 00 loop																
	RET	Return to main program.																

ISS	PUSH PSW	Consider that interrupt service is being called at 09 of the accumulator during the main program execution																
	DI	<p>The interrupt enable flip-flop is reset and all the interrupt except the TRAP are disabled. No flags are affected. <u>Comment:</u> <i>This instruction is commonly used when the execution of a code sequence cannot be interrupted. For e.g., in critical time delays, the instruction is used at the beginning of the code & the interrupts are enabled at the end of the code. The 8085 TRAP cannot be disabled.</i></p>																
	MVI E,06_H	<p>E register is initialized.</p> <p>REGISTERS</p> <table border="1"> <tr><td>A</td><td>00</td><td>XX</td><td>F</td></tr> <tr><td>B</td><td>XX</td><td>XX</td><td>C</td></tr> <tr><td>D</td><td>XX</td><td>06</td><td>E</td></tr> <tr><td>H</td><td>XX</td><td>XX</td><td>L</td></tr> </table>	A	00	XX	F	B	XX	XX	C	D	XX	06	E	H	XX	XX	L
A	00	XX	F															
B	XX	XX	C															
D	XX	06	E															
H	XX	XX	L															
	XRA A	The content of the operand are exclusive ORed with the content of the accumulator, and the results are placed																

		<p>in the accumulator. The content of the operand is not altered. Flags: Z,S,P are altered. CY,AC are reset.</p> <p style="text-align: center;">REGISTERS</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td> <td style="border: 1px solid black; padding: 2px;">00</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>F</td> </tr> <tr> <td>B</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>C</td> </tr> <tr> <td>D</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">06</td> <td>E</td> </tr> <tr> <td>H</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>L</td> </tr> </table> <p>XRA A instruction is used for clearing the accumulator to 00 thereby initializing register A.</p>	A	00	XX	F	B	XX	XX	C	D	XX	06	E	H	XX	XX	L
A	00	XX	F															
B	XX	XX	C															
D	XX	06	E															
H	XX	XX	L															
NEXT	CMA	<p>The accumulator content is complemented, no flags are affected.</p> <p style="text-align: center;">REGISTERS</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td> <td style="border: 1px solid black; padding: 2px;">FF</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>F</td> </tr> <tr> <td>B</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>C</td> </tr> <tr> <td>D</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>E</td> </tr> <tr> <td>H</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>L</td> </tr> </table>	A	FF	XX	F	B	XX	XX	C	D	XX	XX	E	H	XX	XX	L
A	FF	XX	F															
B	XX	XX	C															
D	XX	XX	E															
H	XX	XX	L															
	OUT PORTA	All LEDs will glow.																
	MOV M,A	<p>The accumulator content is moved to memory.</p> <p style="text-align: center;">REGISTERS</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td> <td style="border: 1px solid black; padding: 2px;">FF</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>F</td> </tr> <tr> <td>B</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>C</td> </tr> <tr> <td>D</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">06</td> <td>E</td> </tr> <tr> <td>H</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>L</td> </tr> </table>	A	FF	XX	F	B	XX	XX	C	D	XX	06	E	H	XX	XX	L
A	FF	XX	F															
B	XX	XX	C															
D	XX	06	E															
H	XX	XX	L															
	CALL DELAY	Make the glowing visible by considerable time delay.																
	MOV A,M	<p>The memory content is moved to accumulator.</p> <p style="text-align: center;">REGISTERS</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td> <td style="border: 1px solid black; padding: 2px;">FF</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>F</td> </tr> <tr> <td>B</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>C</td> </tr> <tr> <td>D</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">06</td> <td>E</td> </tr> <tr> <td>H</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>L</td> </tr> </table>	A	FF	XX	F	B	XX	XX	C	D	XX	06	E	H	XX	XX	L
A	FF	XX	F															
B	XX	XX	C															
D	XX	06	E															
H	XX	XX	L															
	DCR E	<p>The E register content is decremented.</p> <p style="text-align: center;">REGISTERS</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td>A</td> <td style="border: 1px solid black; padding: 2px;">FE</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>F</td> </tr> <tr> <td>B</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>C</td> </tr> <tr> <td>D</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">05</td> <td>E</td> </tr> <tr> <td>H</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td style="border: 1px solid black; padding: 2px;">XX</td> <td>L</td> </tr> </table>	A	FE	XX	F	B	XX	XX	C	D	XX	05	E	H	XX	XX	L
A	FE	XX	F															
B	XX	XX	C															
D	XX	05	E															
H	XX	XX	L															
	JNZ NEXT	<p>Until 00 the loop continues The LED glows FF & 00 alternatively.</p> <p>When E=06 => FF GLOW When E=05 => 00 GLOW When E=04 => FF GLOW When E=03 => 00 GLOW When E=02 => FF GLOW When E=01 => 00 GLOW</p> <p>Thus during ISS, the LEDs glow alternatively when interrupted. Since now the interrupt has been disabled in order to perform this blinking action.</p>																

	EI	Enable interrupt
	POP PSW	Now, note that the accumulator is restored with the value 09 , where the interrupt service was called. Hence the main program continues with the next count.
	RET	Return to main program, where vector interrupt was being pressed.

VERIFICATION

During the execution of the program, while the LED's start counting, press the vector interrupt button. Then it goes to ISS that is blinking display. It blinks few times and then starts counting from the previous count.

OBSERVATION

Hardware interrupt = **RST 7.5**

Vector location = **003C_H**

In **ROM** at (003C)=**C3_H**

(003D)=**B1_H**

(003E)=**FF_H**

=>**JMP FFB1_H**

In **user RAM** at (FFB1)=**C3_H**

(FFB2)=**00_H**

(FFB3)=**C5_H**

=>**JMP C500_H**

In general, **JMP "ISS LOCATION"**

REFERENCE

1. Ramesh S.Gaonkar, Microprocessor Architecture, Programming, and Applications, Fourth Edition, Penram International Publishing (India), 2000.
2. S.Subathra, "Advanced Microprocessor Laboratory", Record work, Adhiparashakthi Engineering College, Melmaruvathur, October 2002
3. S.Subathra, "Programming in 8085 Microprocessor and its applications – An Innovative Analysis", Technical Report, Adhiparashakthi Engineering College, Melmaruvathur, March 2003
4. Micro-85 EB, User Manual, Version – 3.0, CAT #M85 EB-002, VI Microsystems Pvt. Ltd., Chennai.